# EECS 303: Advanced Digital Logic Design Final Exam

#### Robert Dick

6 December 2006

Show your work. Derivations are required for credit; end results are insufficient. Read each sentence. In some cases I indicate something that can save you a lot of work.

## 1 (10 pts.) VHDL

Consider the following VHDL code.

```
entity RECOG is
                                                    when s1 =>
 port (
                                                      case a is
    clk, a, reset: in bit;
                                                         when '0' \Rightarrow ns <= s2;
    h: out bit
                                                         when '1' \Rightarrow ns <= s1;
 );
                                                       end case;
end RECOG;
                                                    when s2 \Rightarrow
architecture STATE_MACHINE of RECOG is
                                                       case a is
                                                         when '0' \Rightarrow ns <= s0;
  type state_type is (s0, s1, s2, s3);
                                                         when '1' => ns <= s3;
  signal ps, ns : state_type;
 begin
                                                       end case;
                                                    when s3 =>
  STATE: process (reset, clk)
 begin
                                                       case a is
    if (reset = '1') then
                                                         when '0' \Rightarrow ns <= s3;
                                                         when '1' \Rightarrow ns <= s3;
      ps <= s0;
    elsif (clk'event and clk = '1') then
                                                       end case;
      ps <= ns;
                                                  end case;
    end if;
                                                end process NEW_STATE;
  end process STATE;
                                                OUTPUT: process (ps)
 NEW_STATE: process (ps, a)
                                                begin
  begin
                                                  case ps is
    case ps is
                                                    when s0 => h \leq 0';
      when s0 =>
                                                    when s1 \Rightarrow h <= '0';
                                                    when s2 => h <= '0';
        case a is
          when '0' \Rightarrow ns <= s0;
                                                    when s3 => h <= '1';
          when '1' => ns <= s1;
                                                  end case;
        end case;
                                                end process OUTPUT;
                                              end STATE_MACHINE;
```

- 1. Derive the corresponding state table.
- 2. Derive the corresponding state diagram.
- 3. Write the regular expression for the accepted sequences.

### 2 (10 pts.) State minimization

Minimize the following finite state machine. Show each step of minimization.

Current State	Nex 0	t State (input) 1	Output
A	D	С	0
В	В	В	Х
$\mathbf{C}$	В	А	1
D	D	А	0
Ε	Е	А	Х

### 3 (10 pts.) Asynchronous finite state machine design

Codes will be supplied to your machine via two binary inputs,  $\alpha$  and  $\beta$ . The inputs will never change simultaneously. The combined pair of inputs permit four symbols to be entered,  $f = \overline{\alpha}\overline{\beta}$ ,  $g = \overline{\alpha}\beta$ ,  $h = \alpha\overline{\beta}$ , and  $i = \alpha\beta$ . The input is initially f.

1. Design an asynchronous finite state machine that will accept the following sequences:

$$f^+g^+f^+h^+i(f+g+h+i)^*$$

You need only carry out those stages of the design process up to and including state assignment and derivation of a fully-specified state table.

- 2. In three or fewer sentences, explain why there were so many plusses in the regular expression, e.g.,  $f^+$ .
- 3. In three or fewer sentences, explain why it would or would not be reasonable to use kernel extraction to minimize the state variable functions of this machine.

#### 4 (10 pts.) Arithmetic

Show the circuit-level diagram of an adder that accepts two two-bit unsigned integers and produces a three-bit unsigned integer. There must be at most two levels of logic between the inputs and outputs.

### 5 (10 pts.) Hazards

Consider the following function:

$$f(a,b,c) = \sum (0,1,2)$$
(1)

Assume access to complemented and uncomplemented input literals.

- 1. Show the schematic for a hazard-free two-level CMOS implementation with a minimal number of transistors.
- 2. How many transistors does your implementation have?

#### 6 (10 pts.) State machines

Either prove that the following two machines are equivalent or prove that they are different. For each machine, A is the start state. Two machines are equivalent if there exists no single sequence of inputs that, if applied to both machines, will produce a different sequence of outputs.

Current State	Next 0	t State (input) 1	Output	Current State	Nex 0	t State (input) 1	Output
A	D	Ε	0	А	В	D	0
В	А	$\mathbf{E}$	1	В	D	А	1
$\mathbf{C}$	Α	$\mathbf{E}$	0	$\mathbf{C}$	$\mathbf{F}$	D	0
D	С	А	1	D	Ε	D	0
Ε	А	$\mathbf{C}$	0	Ε	$\mathbf{F}$	D	0
F	А	С	1	F	D	С	1

## 7 (0 pts.) Research opportunity

- 1. How many unique and minimal deterministic finite state machines of l input symbols, m output symbols, and n states exist?
- 2. Explain how to design an asynchronous self-correcting finite state machine, i.e., a finite state machine that will have some specified behavior even if the indicated transition will be followed with probability  $\alpha$  where  $\alpha > 0.5$ .
- 3. Describe the simplest metric capable of accurately quantifying the exploitable memory access patterns in a heterogeneous NUMA processor.