On questions (2A) and (2B), are we ONLY able to use the types of gates
mentioned in our implementation of the function? So for example, in (2A),
our circuit is only allowed to contain NAND gates? This seems to be implied
by the wording of the question, but I just wanted to make sure.

Thanks,
James
Received on Mon Nov 3 11:40:34 2008