EECS 312: Digital Integrated Circuits Midterm Exam

17 December 2009

Robert Dick

Closed book. Closed notes. Calculators permitted for the purpose of computation, but not storage of notes. I put reference material at the end of the exam.

Honor Pledge: I have neither given nor received aid in this exam.

Signature:

Print name:

Show your work. Derivations are required for credit; end results are insufficient. When answers have length limits, these are upper bounds. Shorter correct answers will receive full credit. In fact, shorter answers that are correct and have no errors will receive more credit than longer answers containing flaws.

1 Knowledge

1. (5 pts.) What problem can the inductance in the PCB and package power delivery network cause? When does this problem occur? Use at most four sentences.

dI/dt effects can reduce/increase V_{DD} in response to rapid increase/decrease in power consumption.


2. (10 pts.) Why was there a recent transition from using polysilicon gates to using metal gates? Use at most three sentences.

To increase gate oxide thickness, high-k dielectric was used. Polysilicon could no longer achieve the required work function. In addition, metal gates increase the electron density by $100\times$, screening out dipole vibrations.

3. (10 pts.) Show the side view of the basic memory element used in an EPROM. Using at most two sentences, explain the process of programming it. Using at most two sentences, explain the process of erasing it.

See Figure 12-18(a). Program by applying high, e.g., 20 V, V_{DS} and V_{GS} . Erase by exposing to ultraviolet light with photons containing enough energy to allow influenced electrons to overcome floating gate energy barrier.

4. (10 pts.) What does this layout show? What is its greatest performance irregularity or flaw? In other words, if you were to implement the same function, how would your solution differ? Use at most four sentences.



Two-input NAND gate. The worst-case on pull-down resistance is twice the worst-case on pull-up resistance. This is not a balanced gate.

5. (10 pts.) List one problem caused by hot carriers and one profitable use of them. Use at most four sentences.

Unfortunately, they can become lodged in the gate oxides of MOSFETs, causing the threshold voltage to undesirably shift. Fortunately, they can be used to traverse gate oxides to floating gates, allowing non-volatile memory devices to be programmed.

6. (5 pts.) What controls whether carbon nanotubes are metallic or semi-conducting? Use at most one sentence.

Chirality, i.e., degree of lateral offset when coiling a graphene sheet into a tube.

2 Analysis and Design

7. (10 pts.) You designed a CMOS inverter to have a $V_M = V_{DD}/2$. However, its fabrication was not perfect. Impurities mixed in with the acceptor ions introduced strain in the NMOSFET, increasing its carrier mobility by 50%. What is the impact on V_M ?

$$V_M = \frac{rV_{DD}}{1+r}$$

For the designed inverter

$$V_M = \frac{V_{DD}}{2}$$
$$\frac{rV_{DD}}{1+r} = \frac{V_{DD}}{2}$$
$$\frac{r}{1+r} = \frac{1}{2}$$
$$1+r = 2r$$
$$r = 1$$

Given that

$$r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}},$$

increasing NMOSFET carrier mobility by 50% implies that

$$k'_{n} = 1.5k_{n}.$$


Thus,

$$r' = r \frac{1}{1.5}$$

= $\frac{2r}{3}$.
 $V'_M = \frac{r'V_{DD}}{1+r'}$
= $\frac{2r/3}{1+2r/3}V_{DD}$
= $\frac{2r}{3+2r}V_{DD}$
= $\frac{2}{3+2}V_{DD}$
 $V'_M = \frac{2}{5}V_{DD}$.

8. (10 pts.) Generalize the concept of carry-select addition to multiplication. Show the diagram of a carry-select combinational multiplier for two 3-bit numbers. Indicate the impact on performance, assuming that the MUX overhead is negligible. You may use boxes labeled HA, FA, MUX, and AND gates without showing their transistor-level designs.

The following design is the most straight-forward generalization of the concept to multiplication. Other solutions that broke the carry chain were also given credit. In a straight-forward design, the longest path has 3 FAs and 2 HAs. In the select-based design, the longest path has 2 FAs and 1 HA.



9. (15 pts.) Draw a diagram of an SRAM with 16 addresses, each of which stores one bit. Take your design down to transistor level, but use hierarchy. Focus on correctness, not efficiency for this question. Your inputs are the four address lines. Implementing the read functionality is sufficient.

See Figure 12-4 for a starting point, then the definition of "decoder", the structures of a sense amplifier, a 6T SRAM cell, and a MUX.

10. (15 pts.) Determine the period of oscillation for a ring of three balanced inverters with minimal-width NMOSFETs. Explicitly state any simplifying assumptions you make. The diffusion region lengths are all 0.5 µm, but don't assume that my stating this requires that you use it.

The period is twice the propagation delay for the entire chain, i.e.,

 $P = 2t_p N$ = $6t_p$. $t_p = \ln 2RC$ $\approx 0.69RC$ Assumptions: NMOSFET width is 0.36 µm, PMOSFET width is 0.72 µm, and length is 0.250 µm. Ignoring C_{gd} . $V_{DD} = 2.5$ V.

$$C = C_{in} + C_{junction}$$

$$C_{in} = AC_{ox}$$

$$= (W_N + W_P) L_{min}C_{ox}$$

$$= (0.36 + 0.72) 0.25 \,\mu\text{m}^2 \cdot 6 \frac{\text{fF}}{\mu\text{m}^2}$$

$$= 1.62 \,\text{fF}$$

$$C_{junction} = C_{junction,p} + C_{junction,n}$$

$$= C_{j,p}W_pL_{diff} + C_{jsw,p} (2L_{diff} + W_p) + C_{j,n}W_nL_{diff} + C_{jsw,n} (2L_{diff} + W_n)$$

$$= 0.5 \cdot 0.72 \,\mu\text{m}^2 \cdot 1.9 \frac{\text{fF}}{\mu\text{m}^2} + 0.22 \frac{\text{fF}}{\mu\text{m}} \cdot (2 \cdot 0.5 \,\mu\text{m} + 0.72 \,\mu\text{m})$$

$$+ 0.5 \cdot 0.36 \,\mu\text{m}^2 \cdot 2 \frac{\text{fF}}{\mu\text{m}^2} + 0.28 \frac{\text{fF}}{\mu\text{m}} \cdot (2 \cdot 0.5 \,\mu\text{m} + 0.36 \,\mu\text{m})$$

$$= 0.68 + 0.378 + 0.36 + 0.38 \,\text{fF}$$

$$= 1.8 \,\text{fF}$$

$$C = 3.42 \,\text{fF}$$

Take worst-case switch-model resistance (more accurate estimates of resistance were also accepted).

$$R = \max (R_p, R_n)$$

= max (31 k\Omega \cdot L_{min}/W_p, 13 k\Omega \cdot L_{min}/W_n)
= max (10.76 k\Omega, 10.42 k\Omega)
= 10.76 k\Omega
t_p = 0.69 \cdot 10.76 k\Omega \cdot 3.42 fF
t_p = 25.39 ps
P = 6 \cdot 25.39 ps
= 152.35 ps

Question 10 was the last question. You are done. Have a good break.

3 Reference material

	C_{OX}	C_O	C_j	m_j	ϕ_b	C_{jsw}	m_{jsw}	ϕ_{bsw}
	$(\mathrm{fF}/\mathrm{\mu m^2})$	$(\mathrm{fF}/\mathrm{\mu m})$	$(\mathrm{fF}/\mathrm{\mu m}^2)$		(V)	$(fF/\mu m)$		(V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

MODELS FOR CMOS DEVICES

CMOS (0.25 µm) - Unified Model.

	<i>V</i> ₇₀ (V)	$\gamma (V^{0.5})$	$V_{DSAT}(\mathbf{V})$	k' (A/V ²)	λ (V ⁻¹)
NMOS	0.43	0.4	0.63	115 × 10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

CMOS (0.25 μ m) – Switch Model (R_{eq})

$V_{DD}(\mathbf{V})$	1	1.5	2	2.5
NMOS (kΩ)	· 35	19	15	13
PMOS (kΩ)	115	55	38	31

CMOS (0.25 µm) – BSIM Model

See Website: http://bwrc.eecs.berkeley.edu/IcBook

Name	Value
kT/q	$25.875 \mathrm{mJ/C}$
NMOSFET I_S	$21.0\mathrm{pA}$
PMOSFET I_S	$41.8\mathrm{pA}$
n (for I_D calculation)	1.5

$$V_M = \frac{\left(V_{Tn} + \frac{V_{DSATn}}{2}\right) + r\left(V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2}\right)}{1 + r}$$
$$r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}} = \frac{\nu_{satp} W_p}{\nu_{satn} W_n}$$

VALUES OF MATERIAL AND PHYSICAL CONSTANTS

Name	Symbol	Value	Units
Room temperature	7	300 (= 27°C)	К
Boltzman constant	k	1.38×10^{-23}	J/K
Electron charge	q	1.6×10^{-19}	С
Thermal voltage	$\phi_r = kT/q$	26	mV (at 300 K)
Intrinsic Carrier Concentration (Silicon)	n _i	1.5×10^{10}	cm ⁻³ (at 300 K)
Permittivity of Si	G ₁₁	1.05×10^{-12}	F/cm
Permittivity of SiO2	E ₀₃	3.5×10^{-13}	F/cm
Resistivity of Al	ρ _{λι}	2.7×10^{-8}	Ω-m
Resistivity of Cu	ρου	1.7×10^{-8}	Ω-m
Magnetic permeability of vacuum (similar for SiO ₂)	μ ₀	12.6×10^{-7}	Wb/Am
Speed of light (in vacuum)	<i>c</i> ₀	30 cm/nse	
Speed of light (in SiO ₂)	C _{ØN}	15	cm/nsec

Definitions useful in gate sizing

	<u> </u>
g_i	Gate logical effort. Ratio of input capacitor to equal on-resistance inverter.
$G = \prod_{i=1}^{n} g_i$	Path logical effort.
$G = \prod_{i=1}^{n} g_i$ $H = \frac{C_{out}}{C_{in}}$	Path electrical effort.
$b = \frac{C_{total}}{C_{useful}}$	Stage branching effort.
$B = \prod_{i=1}^{n} b_i$	path branching effort.
F = GBH	path effort.
$\hat{f} = g_i h_i = \sqrt[n]{F}$	Optimal stage effort.
$\hat{h_i} = rac{\hat{f}}{g_i} = rac{C_{i,out}}{C_{i,in}}$	Optimal stage electrical effort.
$D_i = G_i h_i + p_i:$	Stage delay.
	Γ \cdot

For sizing inverters, $\forall_{i=1}^n b = g = 1$.

FORMULAS AND EQUATIONS

.

Diode

$$I_{D} = I_{S}(e^{V_{D}/\Phi_{T}} - 1) = Q_{D}/\tau_{T}$$

$$C_{j} = \frac{C_{j0}}{(1 - V_{D}/\Phi_{0})^{m}}$$

$$K_{eq} = \frac{-\Phi_{0}^{m}}{(V_{high} - V_{low})(1 - m)} \times [(\Phi_{0} - V_{high})^{1 - m} - (\Phi_{0} - V_{low})^{1 - m}]$$

MOS Transistor

$$V_T = V_{T0} + \gamma \left(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|} \right)$$

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS}) \text{ (sat)}$$

$$I_D = v_{sat} C_{os} W \left(V_{GS} - V_T - \frac{V_{DSAT}}{2} \right) (1 + \lambda V_{DS}) \text{ (velocity sat)}$$

$$I_D = k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right) \text{ (triode)}$$

$$I_D = I_S e^{\frac{V_{CS}}{nkT/q}} \left(1 - e^{-\frac{V_{DS}}{kT/q}}\right)$$
(subthreshold)

Deep Submicron MOS Unified Model

$$\begin{split} I_D &= 0 \text{ for } V_{GT} \leq 0 \\ I_D &= k' \frac{W}{L} \Big(V_{GT} V_{min} - \frac{V_{min}^2}{2} \Big) (1 + \lambda V_{DS}) \text{ for } V_{GT} \geq 0 \\ \text{with } V_{min} &= \min(V_{GT}, V_{DS}, V_{DSAT}) \\ \text{and } V_{GT} &= V_{GS} - V_T \end{split}$$

MOS Switch Model

Ł

$$\begin{aligned} \mathcal{R}_{eq} &= \frac{1}{2} \left(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \right) \\ &\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD} \right) \end{aligned}$$

Inverter

$$\begin{split} V_{OH} &= f(V_{OL}) \\ V_{OL} &= f(V_{OH}) \\ V_M &= f(V_M) \\ t_p &= 0.69 R_{eq} C_L = \frac{C_L(V_{swing}/2)}{I_{avg}} \\ P_{dyn} &= C_L V_{DD} V_{swing} f \\ P_{stat} &= V_{DD} I_{DD} \end{split}$$

Static CMOS Inverter

$$V_{OH} = V_{DD}$$

$$V_{OL} = GND$$

$$V_{M} \approx \frac{rV_{DD}}{1+r} \quad \text{with} \quad r = \frac{k_{p}V_{DSATp}}{k_{n}V_{DSATn}}$$

$$V_{IH} = V_{M} - \frac{V_{M}}{g} \qquad V_{IL} = V_{M} + \frac{V_{DD} - V_{M}}{g}$$
with $g \approx \frac{1+r}{(V_{M} - V_{Tn} - V_{DSATn}/2)(\lambda_{n} - \lambda_{p})}$

$$t_{p} = \frac{t_{pHL} + t_{pLH}}{2} = 0.69C_{L} \left(\frac{R_{eqn} + R_{eqp}}{2}\right)$$

$$P_{av} = C_{L}V_{DD}^{2}f$$

Interconnect

Lumped RC: $t_p = 0.69 RC$ Distributed RC: $t_p = 0.38 RC$:

$$\tau_{N} = \sum_{i=1}^{N} R_{i} \sum_{j=i}^{N} C_{j} = \sum_{i=1}^{N} C_{i} \sum_{j=1}^{i} R_{j}$$

Transmission line reflection:

$$\rho = \frac{V_{refl}}{V_{inc}} = \frac{I_{refl}}{I_{inc}} = \frac{R - Z_0}{R + Z_o}$$

CMOS COMBINATIONAL LOGIC

Transistor Sizing using Logical Effort

$$F = \frac{C_L}{C_{g1}} = \prod_{1}^{N} \frac{f_1}{b_1} \qquad G = \prod_{1}^{N} g_1 \qquad D = t_{p0} \sum_{j=1}^{N} \left(p_j + \frac{f_j g_j}{\gamma} \right)$$
$$B = \prod_{1}^{N} b_i \qquad H = FGB \qquad D_{min} = t_{p0} \left(\sum_{j=1}^{N} p_j + \frac{N(\sqrt[N]{H})}{\gamma} \right)$$