EECS 312: Digital Integrated Circuits Midterm Exam

24 November 2009

Robert Dick

Show your work. Derivations are required for credit; end results are insufficient. Closed book. No electronic mental aids. One side of one 8.5×11 inch page of notes may be used during the exam. permitted.

Honor Pledge: I have neither given nor received aid in this exam.

Signature:

1 Qualitative questions

1. (10 pts.) What is the optimal number of inverter stages to use between the fixed-capacitance inverter and the load in the following circuit? Using no more than three sentences, explain your answer.



2. (10 pts.) List two advantages of ratioed logic, and two disadvantages of ratioed logic.

- 3. (10 pts.) For each of the following types of load, indicate the scales (e.g., gate-level) at which the type of load will have a significant impact on circuit behavior:
 - (a) Resistive,
 - (b) Capacitive, and
 - (c) Inductive.
- 4. (10 pts.) What trend has caused the importance of inter-wire coupling capacitance, relative to substrate coupling capacitance, to increase?

2 Quantitative questions

5. (10 pts.) Draw the schematic for a non-inverting Schmitt trigger buffer composed entirely of NMOSFETS and PMOSFETS, i.e., if you need a resistor, use a MOSFET instead. You needn't specify precise transistor sizes, but may specify that individual transistors are wide (use W), medium (use M), or narrow (use N). It is understood that PMOSFETs will have twice the width of NMOSFETS with the same label. When the output of your design changes, this should have little impact on the previous gate, i.e., the gate driving your design, so be sure to have a high resistance at the input of your gate.





7. (10 pts.) Implement the following function using the minimal number of transistors. The output of your implementation should have full output range, from V_{SS} to V_{DD} . However, it needn't be particularly fast. You may use literals as direct inputs.

$$f(a, b, c) = (a\overline{b} + \overline{a}b)c$$

8. (10 pts.) Implement the following function as a single logic gate. Indicate the widths of all gates in terms of k, the minimal gate width. Size the transistors to achieve the same worst-case resistance as a balanced, minimal width inverter (i.e., an inverter with a k-wide NMOSFET and a 2k-wide PMOSFET).

$$f(a, b, c, d) = \overline{a}(b\overline{c} + d)$$

9. (10 pts.) What is the Elmore delay time constant for the response at node d to a change at node s in the following circuit?



3 Reference material

	C_{OX}	C_O	C_j	m_{j}	ϕ_b	C_{jsw}	m_{jsw}	ϕ_{bsw}
	$(\mathrm{fF}/\mathrm{\mu m^2})$	$(\mathrm{fF}/\mathrm{\mu m})$	$(\mathrm{fF}/\mathrm{\mu m^2})$		(V)	$(\mathrm{fF}/\mathrm{\mu m})$		(V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

MODELS FOR CMOS DEVICES

CMOS (0.25 µm) - Unified Model.

	<i>V</i> ₇₀ (V)	γ (V ^{0.5})	V _{DSAT} (V)	k' (A/V ²)	λ (V ⁻¹)
NMOS	0.43	0.4	0.63	115 × 10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30 × 10 ⁻⁶	-0.1

CMOS (0.25 μ m) – Switch Model (R_{eq})

$V_{DD}(\mathbf{V})$	1	1.5	2	2.5
NMOS (kΩ)	· 35	19	15	13
PMOS (kΩ)	115	55	38	31

CMOS (0.25 µm) - BSIM Model

See Website: http://bwrc.eecs.berkeley.edu/IcBook

Name	Value
kT/q	$25.875\mathrm{mJ/C}$
NMOSFET I_S	$21.0\mathrm{pA}$
PMOSFET I_S	$41.8\mathrm{pA}$
n (for I_D calculation)	1.5

VALUES OF MATERIAL AND PHYSICAL CONSTANTS

Name	Symbol	Value	Units	
Room temperature	γ.	300 (= 27°C)	к	
Boltzman constant	k	1.38×10^{-23}	J/K	
Electron charge	4	1.6×10^{-19}	С	
Thermal voltage	$\phi_r = kT/q$	26	mV (at 300 K)	
Intrinsic Carrier Concentration (Silicon)	n _i	1.5×10^{10}	cm ⁻³ (at 300 K)	
Permittivity of Si	£.,	1.05×10^{-12}	F/cm	
Permittivity of SiO2	E ₀₃	3.5×10^{-13}	F/cm	
Resistivity of Al	ρ _{ΑΙ}	2.7×10^{-8}	Ω-m	
Resistivity of Cu	Peu	1.7×10^{-8}	10 ⁻⁸ Ω-m	
Magnetic permeability of vacuum (similar for SiO ₂)	meability μ_0 12.6×10^{-7} um r SiO ₂)		Wb/Am	
Speed of light (in vacuum)	<i>c</i> ₀	30	cm/nsec	
Speed of light (in SiO ₂)	C _{ex}	15	cm/nsec	

FORMULAS AND EQUATIONS

Diode

$$I_{D} = I_{S}(e^{V_{D}/\Phi_{T}} - 1) = Q_{D}/\tau_{T}$$

$$C_{j} = \frac{C_{j0}}{(1 - V_{D}/\phi_{0})^{m}}$$

$$K_{eq} = \frac{-\phi_{0}^{m}}{(V_{high} - V_{low})(1 - m)} \times [(\phi_{0} - V_{high})^{1 - m} - (\phi_{0} - V_{low})^{1 - m}]$$

MOS Transistor

$$V_{T} = V_{T0} + \gamma (\sqrt{-2\phi_{F} + V_{SB}} - \sqrt{-2\phi_{F}})$$

$$I_{D} = \frac{k'_{n} W}{2L} (V_{GS} - V_{T})^{2} (1 + \lambda V_{DS}) \text{ (sat)}$$

$$I_{D} = \upsilon_{sat} C_{os} W \left(V_{GS} - V_{T} - \frac{V_{DSAT}}{2} \right) (1 + \lambda V_{DS}) \text{ (velocity sat)}$$

$$I_{D} = k'_{n} \frac{W}{L} \left((V_{GS} - V_{T}) V_{DS} - \frac{V_{DS}^{2}}{2} \right) \text{ (triode)}$$

$$I_{D} = I_{S} e^{\frac{V_{CS}}{nkT/q}} \left(1 - e^{-\frac{V_{DS}}{kT/q}} \right) \text{ (subthreshold)}$$

Deep Submicron MOS Unified Model

$$\begin{split} I_D &= 0 \text{ for } V_{GT} \leq 0 \\ I_D &= k' \frac{W}{L} \left(V_{GT} V_{min} - \frac{V_{min}^2}{2} \right) (1 + \lambda V_{DS}) \text{ for } V_{GT} \geq 0 \\ \text{with } V_{min} &= \min(V_{GT}, V_{DS}, V_{DSAT}) \\ \text{and } V_{GT} &= V_{GS} - V_T \end{split}$$

MOS Switch Model

Ł

$$\begin{split} R_{eq} &= \frac{1}{2} \bigg(\frac{V_{DD}}{I_{DSAT}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{DSAT}(1 + \lambda V_{DD}/2)} \bigg) \\ &\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \bigg(1 - \frac{5}{6} \lambda V_{DD} \bigg) \end{split}$$

Inverter

$$\begin{split} V_{OH} &= f(V_{OL}) \\ V_{OL} &= f(V_{OH}) \\ V_{M} &= f(V_{M}) \\ t_{p} &= 0.69 R_{eq} C_{L} = \frac{C_{L}(V_{swing}/2)}{I_{avg}} \\ P_{dyn} &= C_{L} V_{DD} V_{swing} f \\ P_{stat} &= V_{DD} I_{DD} \end{split}$$

Static CMOS Inverter

$$\begin{aligned} &V_{OH} = V_{DD} \\ &V_{OL} = GND \\ &V_{M} \approx \frac{rV_{DD}}{1+r} \quad \text{with} \quad r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}} \\ &V_{IH} = V_M - \frac{V_M}{g} \qquad V_{IL} = V_M + \frac{V_{DD} - V_M}{g} \\ &\text{with} \quad g \approx \frac{1+r}{(V_M - V_{Tn} - V_{DSATn}/2)(\lambda_n - \lambda_p)} \\ &t_p = \frac{t_{pHL} + t_{pLH}}{2} = 0.69 C_L \Big(\frac{R_{eqn} + R_{eqp}}{2} \Big) \\ &P_{av} = C_L V_{DD}^2 f \end{aligned}$$

Interconnect

Lumped RC: $t_p = 0.69 RC$ Distributed RC: $t_p = 0.38 RC$ RC-chain:

$$\tau_N = \sum_{i=1}^N R_i \sum_{j=i}^N C_j = \sum_{i=1}^N C_i \sum_{j=1}^i R_j$$

Transmission line reflection:

$$\rho = \frac{V_{refl}}{V_{inc}} = \frac{I_{refl}}{I_{inc}} = \frac{R-Z_0}{R+Z_o}$$

CMOS COMBINATIONAL LOGIC

Transistor Sizing using Logical Effort

$$F = \frac{C_L}{C_{g_1}} = \prod_{i=1}^{N} \frac{f_i}{b_i} \qquad G = \prod_{i=1}^{N} g_i \qquad D = t_{p_0} \sum_{j=1}^{N} \left(p_j + \frac{f_j g_j}{\gamma} \right)$$
$$B = \prod_{i=1}^{N} b_i \qquad H = FGB \qquad D_{min} = t_{p_0} \left(\sum_{j=1}^{N} p_j + \frac{N(\frac{N}{\sqrt{H}})}{\gamma} \right)$$

Definitions useful in gate sizing				
g_i	Gate logical effort. Ratio of input capacitor to equal on-resistance inverter.			
$G = \prod_{i=1}^{n} g_i$	Path logical effort.			
$H = \frac{C_{out}}{C_{in}}$	Path electrical effort.			
$b = \frac{C_{total}}{C_{useful}}$	Stage branching effort.			
$B = \prod_{i=1}^{n} b_i$	path branching effort.			
F = GBH	path effort.			
$\hat{f} = g_i h_i = \sqrt[n]{F}$	Optimal stage effort.			
$\hat{h_i} = rac{\hat{f}}{g_i} = rac{C_{i,out}}{C_{i,in}}$	Optimal stage electrical effort.			
$D_i = G_i h_i + p_i:$	Stage delay.			

For sizing inverters, $\forall_{i=1}^n b = g = 1.$