


Digital Integrated Circuits – EECS 312

<http://robertdick.org/eecs312/>

Teacher: Robert Dick GSI: Shengshou Lu
 Office: 2417-E EECS Office: 2725 BBB
 Email: dickrp@umich.edu Email: luss@umich.edu
 Phone: 734-763-3329
 Cellphone: 847-530-1824



Latches and flip-flops
 Memory array structures
 Memory array structures
 Dynamic random access memory
 Homework

Review

- What is charge sharing?
- Why are there two different expressions for the voltage to which V_{out} settles?
- Is leakage a significant factor in charge sharing?
- How can it be prevented?
- What is volatile memory?
- What is non-volatile memory?
- What is static memory?
- What is dynamic memory?

Derive and explain.

2

Robert Dick


Digital Integrated Circuits

Latches and flip-flops
 Memory array structures
 Memory array structures
 Dynamic random access memory
 Homework

Reset/set latches
 Clocking conventions
 D flip-flop
 Other memory elements

Combinational vs. sequential logic

- No feedback between inputs and outputs – combinational
 - Outputs a function of the current inputs, only
- Feedback – sequential



4

Robert Dick

Digital Integrated Circuits

Latches and flip-flops
 Memory array structures
 Memory array structures
 Dynamic random access memory
 Homework

Reset/set latches
 Clocking conventions
 D flip-flop
 Other memory elements

Flip-flop introduction

- Stores, and outputs, a value.
- Puts a special clock signal in charge of timing.
- Allows output to change in response to clock transition.
- More on this later.
 - Timing and sequential circuits

6

Robert Dick

Digital Integrated Circuits

Latches and flip-flops
 Memory array structures
 Memory array structures
 Dynamic random access memory
 Homework

Reset/set latches
 Clocking conventions
 D flip-flop
 Other memory elements

Sequential logic

- Outputs depend on current state and (maybe) current inputs
- Next state depends on current state and input
- For implementable machines, there are a finite number of states
- Synchronous
 - State changes upon clock event (transition) occurs
- Asynchronous
 - State changes upon inputs change, subject to circuit delays

5

Robert Dick

Digital Integrated Circuits

Latches and flip-flops
 Memory array structures
 Memory array structures
 Dynamic random access memory
 Homework

Reset/set latches
 Clocking conventions
 D flip-flop
 Other memory elements

Introduction to sequential elements


- Feedback and memory.
- Memory.
- Latches.

7

Robert Dick

Digital Integrated Circuits

Feedback and memory




- Feedback or physical state are the root of memory.
- Can compose a simple loop from inverters.
- However, there is no way to switch the value.

8

Robert Dick

Digital Integrated Circuits

Bistability




9

Robert Dick

Digital Integrated Circuits

TG and NOT-based memory




- Can break feedback path to load new value
- However, potential for timing problems

10

Robert Dick

Digital Integrated Circuits

TG and NOT-based memory




- Can break feedback path to load new value.
- How can this be made more area-efficient?
- Resize transistors, remove transistors, use state?

11

Robert Dick

Digital Integrated Circuits

Reset/set latch




13

Robert Dick

Digital Integrated Circuits

Reset/set timing




14

Robert Dick

Digital Integrated Circuits

RS latch state diagram




15

Robert Dick

Digital Integrated Circuits

Clocking terms




- Clock – Rising edge, falling edge, high level, low level, period
- Setup time: Minimum time before clocking event by which input must be stable (T_{SU})
- Hold time: Minimum time after clocking event for which input must remain stable (T_H)
- Window: From setup time to hold time

16

Robert Dick

Digital Integrated Circuits

Gated RS latch




17

Robert Dick

Digital Integrated Circuits

Gated RS latch



18

Robert Dick

Digital Integrated Circuits

Memory element properties

Type	Inputs sampled	Outputs valid
Unclocked latch	Always	LFT
Level-sensitive latch	Clock high (T_{SU} to T_H) around falling clock edge	LFT
Edge-triggered flip-flop	Clock low-to-high transition (T_{SU} to T_H) around rising clock edge	Delay from rising edge


19

Robert Dick


Digital Integrated Circuits

Clocking conventions


Active-high transparent




Active-low transparent



Positive (rising) edge



Negative (falling) edge




21

Robert Dick

Digital Integrated Circuits

Timing for edge and level-sensitive latches



22

Robert Dick

Digital Integrated Circuits

Latch timing specifications

- Minimum clock width, T_W
 - Usually period / 2
- Low to high propagation delay, P_{LH}
- High to low propagation delay, P_{HL}
- Worst-case and typical


23

Robert Dick

Digital Integrated Circuits

Latch timing specifications

Example, negative (falling) edge-triggered flip-flop timing diagram



24

Robert Dick

Digital Integrated Circuits

FF timing specifications

- Minimum clock width, T_W
 - Usually period / 2
- Low to high propagation delay, P_{LH}
- High to low propagation delay, P_{HL}


25

Robert Dick

Digital Integrated Circuits

FF timing specifications

Example, positive (rising) edge-triggered flip-flop timing diagram



26

Robert Dick

Digital Integrated Circuits

RS latch states

S	R	Q^+	\bar{Q}^+	Notes
0	0	Q	\bar{Q}	
0	1	0	1	
1	0	1	0	
1	1	1	1	unstable

27

Robert Dick

Digital Integrated Circuits

Falling edge-triggered D flip-flop


- Use two stages of latches
- When clock is high
 - First stage samples input w.o. changing second stage
 - Second stage holds value
- When clock goes low
 - First stage holds value and sets or resets second stage
 - Second stage transmits first stage
- $Q^+ = D$
- One of the most commonly used flip-flops

29

Robert Dick

Digital Integrated Circuits

Edge triggered timing



30

Robert Dick

Digital Integrated Circuits

RS clocked latch

- Storage element in narrow width clocked systems.
- Dangerous.
- Fundamental building block of many flip-flop types.

31

Robert Dick

Digital Integrated Circuits

D flip-flop

- Minimizes input wiring.
- Simple to use.
- Common choice for basic memory elements in sequential circuits.

32

Robert Dick

Digital Integrated Circuits

Toggle (T) flip-flops

- State changes each clock tick
- Useful for building counters
- Can be implemented with other flip-flops
 - D with XOR feedback

33

Robert Dick

Digital Integrated Circuits

Asynchronous inputs


- How can a circuit with numerous distributed edge-triggered flip-flops be put into a known state?
- Could devise some sequence of input events to bring the machine into a known state.
 - Complicated.
 - Slow.
 - Not necessarily possible, given trap states.
- Can also use sequential elements with additional asynchronous reset and/or set inputs.

34

Robert Dick

Digital Integrated Circuits

Schmitt triggers



36

Robert Dick

Digital Integrated Circuits

Reason for gradual transition

- A logic stage is an RC network
- Whenever a transition occurs, capacitance is driven through resistance
- Consider the implementation of a CMOS inverter

37

Robert Dick

Digital Integrated Circuits

Debouncing


- Mechanical switches bounce!
- What happens if multiple pulses?
 - Multiple state transitions
- Need to clean up signal

38

Robert Dick

Digital Integrated Circuits

Debouncing



39

Robert Dick

Digital Integrated Circuits

Latch and flip-flop equations

RS

$$Q^+ = S + \bar{R} Q$$

D

$$Q^+ = D$$

T

$$Q^+ = T \oplus Q$$

40

Robert Dick

Digital Integrated Circuits

Review

- What are t_{su} and t_h ?
- Define
 - Level-sensitive.
 - Edge-triggered.
 - Latch.
 - Flip-flop.
- What is the symbol for a falling edge triggered D flip-flop?
- Show a circuit design for a Schmitt-trigger inverter.

Derive and explain.

41

Robert Dick

Digital Integrated Circuits

Distributed loads and Elmore delay

Derive the propagation delay of an aluminum wire that is 2 cm long and 500 nm wide. Does using a lumped model introduce significant error? You may assume a sheet resistance of $0.075 \Omega/\square$. Derive the propagation delay of a copper wire with the same shape. State, and verify, any assumptions.

Derive and explain.

42

Robert Dick

Digital Integrated Circuits

More on transistor sizing

$$f(a, b, c) = \overline{ab + c}$$

Derive and explain.

43

Robert Dick

Digital Integrated Circuits

Volatile memory

- SRAM cell and architecture overview.
- DRAM cell and architecture overview.

45

Robert Dick

Digital Integrated Circuits

Non-volatile memory

- ROM.
- EPROM.
- EEPROM.
- Flash.

46

Robert Dick

Digital Integrated Circuits

Floating gate technology

- UV erase.
- Electrical erase.
- Block erase.

47

Robert Dick

Digital Integrated Circuits

Hot floating gate implementation


- Was once difficult to design uniform-thickness thin oxide layers.
- Tunneling-based programming was difficult.
- Avalanche injection (hot electron) based programming used.
- UV erasure.
- Pure tunneling later became practical (EEPROM).
- Flash uses hot electrons for programming and tunneling for erasing.

48

Robert Dick


Digital Integrated Circuits

Array memory architecture




49

Block-based memory architecture



50

Memory timing



DRAM Timing
Multiplexed Addressing

SRAM Timing
Self-timed

51


Review

- What are the different ways a floating-gate memory cell can be erased?
- What are the different ways a floating-gate memory cell can be programmed?
- What are the two main DRAM bit cell organizations, and their advantages?
- Why is it difficult to economically put DRAM on the same die as a processor?
- Why are decoders and MUXs used in memory arrays?

Derive and explain.


52

NOR ROM schematic




54

NOR ROM layout




55

NOR ROM layout




56

NAND ROM schematic




57

NAND ROM layout




58

NAND ROM layout




59

DRAM



61


DRAM




Write: C_S is charged or discharged by asserting WL and BL.

62

DRAM side view




Differential sense amplifier




Useful for SRAM, can use two stages.

Latch sense amplifier



Useful for DRAM.

Charge pump



Upcoming topics

- Theoretical foundations for sizing.

Homework assignment I

- 31 October: Read Sections 6.3 and 7.1 in J. Rabaey, A. Chandrakasan, and B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall, second edition, 2003.
- 7 November: Read Sections 7.2.2, 7.2.3, 7.3.1, 7.3.2, and 7.6.1 in J. Rabaey, A. Chandrakasan, and B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall, second edition, 2003.
- 7 November: Project 4.

Homework assignment II

- 12 November: Read Sections 12.1.1, 12.1.2, and 12.2.1 in J. Rabaey, A. Chandrakasan, and B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall, second edition, 2003.
- 14 November: Read Sections 12.3.1, 12.3.2, 12.2.2, and 12.2.3 in J. Rabaey, A. Chandrakasan, and B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall, second edition, 2003.
- 16 November: Homework 4.