
Digital Integrated Circuits - EECS 312

http://ziyang.eecs.umich.edu/~dickrp/eecs312/

Robert Dick 2417-G EECS Teacher Office: dickrp@eecs.umich.edu 734–763–3329 Email: Phone:

Myung-Chul Kim mckima@umich.edu GSI: Email:

Cellphone 847-530-1824



Midterm exam 1 II

Average: 80%.

Common problems

- 1 Trouble interpreting layout: We can work on this a bit more in help sessions and class.
- Maybe not enough time understanding some of the questions. Question: Was there a lot of time pressure?
- Option: How about another short midterm after Thanksgiving
 - Advantage: Less time pressure on final exam.
 - Advantage: Less probability of a "bad day" messing up course score.
 - Disadvantage: More stress and work


Review

- When are the advantages and disadvantages of fixed-voltage charging?
- When are the advantages and disadvantages of fixed-current charging?
- In what situation is each of the following models important?
 - Ideal.
 - C.
 - RC.
- What are dI/dt effects? Under what circumstances do they

cause the most trouble?

Derive and explain.


Fringe vs. parallel plate capacitance



Plot of Ctotal for different gap ratios.

Robert Dick Digital In

Midterm exam 1 l




Homework 3 walkthrough

Rent's rule


 $T = ak^p$

- T: Number of terminals.
- a: Average number of terminals per block.
- k: Number of blocks within chip.
- ullet p: Rent's exponent, ≤ 1 , generally around 0.7.

Inter-wire capacitance




Impact of inter-wire capacitance



Interconnect resistance

Material	ρ (Ω m) $\times 10^{-8}$
Silver	1.6
Copper	1.7
Gold	2.2
Aluminum	2.7
Tungsten	5.5

Silicides



Multi-layer interconnect



Wire resistance

• $R = \frac{\rho L}{HW}$.

 \bullet Consider fixed-height, fixed- ρ square material, i.e., $L \propto W.$

• $R = k \frac{1/W}{W}$, where k is a constant.

Reducing resistance

• Higher interconnect aspect ratios

• Material selection

CopperSilicidesCarbon nanotubes


• Structural changes

More interconnect layers 3-D integration

Resistances

Material	Sheet resistance (Ω/\Box)
n- or p-well diffusion	1,000-1,500
n^+ or p^+ diffusion	50-150
silicided n ⁺ or p ⁺ diffusion	3-5
doped polysilicon	150-200
doped silicides polysilicon	4-5
Aluminum	0.05-0.1

Side view of interconnect



Interconnect summary

- It is important to know which interconnect model to use in which situation.
 - Ideal.

 - C.RC.RLC.
- dI/dt effects are particularly important in power delivery networks.
- Capacitive coupling complicates design.
- Cu and silicides can be used to reduce resistance.

• Single-node lumped model inaccurate.

• Full detailed accurate model intractable for manual analysis and slow for automated analysis.

• Elmore delay model permits rapid analysis with often adequate accuracy.

Elmore delay

Problem definition

- ullet Goal: Determine au for RC path.
- Note: Source node is implicit.
- C_i : Self-capacitance of node i.
- R_{ii} : Path resistance from source to node i.
- R_{ik} : Shared resistance from source to both nodes i and k.

$$\tau_i = \sum_{k=1}^{N} C_k R_{ik}$$


Derive and explain

Robert Dick Digital In

Underlying continuous physical model

$$cr\frac{\delta V}{\delta t} = \frac{\delta^2 V}{\delta x^2}$$

Response to step function over time and space



Special case: RC chains

Delay modeling

- Consider π network.
- $\tau_n = \sum_{i=1}^n C_i \sum_{j=1}^i R_j$
- Use homogeneous discretization.
- $\bullet \ \forall_{i=2}^N C_i = C_1$

$$\tau = \sum_{k=1}^{N} CR_{nk}$$
$$= \frac{L}{N}c\frac{L}{N}r\frac{N(N+1)}{2}$$
$$= rcL^{2}\frac{N+1}{2N}$$

What if $N \to \infty$? $\tau \to rcL^2/2$.

Power delivery network considerations

- IR drop.
- dI/dt effects.
- Location of parasitic inductance.
- Methods to correct power delivery network non-idealities.

Simplifying assumptions

• Ignore wire RC delay when wire delay does not much exceed that of the driving gate, i.e.,

$$L_{crit} \gg \sqrt{rac{t_{p,gate}}{0.38rc}}$$

- Ignore wire RC when rise time greater than RC delay.
- Ignore for high-resistance wires: R > 0.2C.
- Ignore when time of flight is large compared to rise or fall time: $t_{\textit{rise},\textit{fall}} < 2.5 t_{\textit{flight}}.$

Elmore delay summary


- Pick simplest model for intended purpose: C, RC, or RLC.
- Capacitive coupling complicates timing analysis.
- Transition direction impacts C magnitude in simplified ground-cap model.
- Learn Elmore delay. It is a good first-order approximation of network delay.


Transistor sizing review

- \bullet Goal: equal τ for worst-case pull-up and pull-down paths.
- Observations

 - Adding duplicate parallel path halves resistance.
 Adding duplicate series path doubles resistance.
 - Doubling width halves resistance.
- Consider logic gate examples.







MUX functional table




Static CMOS design styles and components

- Logic gates
- Switch-based design
- MUX
- DEMUX
- Encoder
- Decoder

CMOS transmission gate (TG)






Multiplexer (MUX) definitions

- Also called selectors
- \circ 2^n inputs
- n control lines
- One output


MUX truth table

<i>I</i> ₁	<i>I</i> ₀	С	Ζ
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


MUX using logic gates




MUX



Alternative hierarchical MUX implementation




MUX examples




 $Z = \overline{A}\overline{B}I_0 + \overline{A}BI_1 + A\overline{B}I_2 + ABI_3$


MUX using TGs



Hierarchical MUX implementation




MUX examples



 $Z = \overline{A}I_0 + AI_1$

MUX examples



 $Z = \overline{A}\,\overline{B}\,\overline{C}\,I_0 + \overline{A}\,\overline{B}\,CI_1 + \overline{A}\,B\,\overline{C}\,I_2 + \overline{A}\,B\,CI_3 +$ $A\overline{B}\ \overline{C}\ I_4 + A\overline{B}\ CI_5 + AB\ \overline{C}\ I_6 + ABCI_7$

MUX properties

MUX example

- A $2^n : 1$ MUX can implement any function of n variables
- A 2^{n-1} : 1 can also be used
 - \bullet Use remaining variable as an input to the \mbox{MUX}

 $F(A, B, C) = \sum (0, 2, 6, 7)$ $= \overline{\overline{A}}\overline{\overline{B}}\overline{C} + \overline{\overline{A}}\overline{B}\overline{C} + AB\overline{C} + ABC$

Logic design

Truth table



MUX example

$$F(A, B, C) = \sum_{\overline{A}} (0, 2, 6, 7)$$
$$= \overline{A} \overline{B} \overline{C} + \overline{A} B \overline{C} + AB \overline{C} + ABC$$


Therefore,

$$\overline{A}\overline{B} \to F = \overline{C}$$
 $\overline{A}B \to F = \overline{C}$


$$A\overline{B}\to F=0$$

 $AB \rightarrow F = 1$

Lookup table implementation



Lookup table implementation



Truth table



Logic design summary

- Logic gate, transmission gate, and pass transistor design each have applications.
- MUX-based design provides a good starting point for transmission gate and pass transistor based design.

Interconnect: Rent's rule and coupling capacitance Elmore delay modeling Logic design

Switch-based design

Examples

Instead of flying through a bunch of slides, let's try examples.

- f(a) = a.
- $f(a) = \overline{a}$
- $f(a,b) = a\overline{b}$
- f(a, b) = ab (Check Figure 6-33 in J. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003!)
- $f(a, b, c) = ab + \overline{b}c$ (try both ways).

Derive and explain.

53 Robert Dick Digital Integrated Circuits

Interconnect: Rent's rule and coupling capacitance
Elmore delay modeling

Homework assignment

- 9 November, Tuesday: Read Section 6.3 in J. Rabaey,
 A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, second edition, 2003.
- 11 November, Thursday: Homework 3.

Interconnect: Rent's rule and coupling capacitan
Elmore delay modelii

Switch-based design

Upcoming topics

- Alternative logic design styles.
- Latches and flip-flops.
- Memories.

Digital Integrated Circui

Special topic: Atomic layer deposition

Katherine Dropiewski, Matt Jansen, and Olga Rouditchenko