


# Digital Integrated Circuits – EECS 312

<http://robertdick.org/eecs312/>

Teacher: Robert Dick      GSI: Shengshou Lu  
 Office: 2417-E EECS      Office: 2725 BBB  
 Email: dickrp@umich.edu      Email: luss@umich.edu  
 Phone: 734-763-3329  
 Cellphone: 847-530-1824



## Announcement

- 1 I will be in Montreal on Tuesday presenting a research paper at Embedded Systems Week.
- 2 I will lecture at the Friday discussion time and location.
- 3 Mr. Lu will hold discussion at the Tuesday lecture time slot and location.

## Review

- 1 How many metal layers are there in modern processes?
- 2 What is the problem with isotropic etching?
- 3 Explain a method of anisotropic etching.
- 4 Why Cu?
- 5 Why damascene?
- 6 What is CMP?
- 7 What is DRC?

## Example low-k dielectric materials


- Still active area.
- Porous SiO<sub>2</sub>.
- Carbon-doped SiO<sub>2</sub>.
- Polymer.

## Synchronous integrated circuit organization

- Combinational networks separated by memory elements.
- When memory elements clocked, changed signals race through next stage.
- Clock frequency must be low enough to allow signal to propagate along worst-case combinational path in circuit.


Derive and explain.

## RC curves




$$v(t) = v_f + (v_i - v_f)e^{-t/RC}$$

## Diode dynamic behavior




8

## MOSFET capacitances



9

## Gate capacitance



10


## Gate capacitance schematic

Mode	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_G$
Cutoff	$C_{ox}WL$	0	0	$C_{ox}WL + 2C_0W$
Triode	0	$C_{ox}WL/2$	$C_{ox}WL/2$	$C_{ox}WL + 2C_0W$
Saturation	0	$2/3C_{ox}WL$	0	$2/3C_{ox}WL + 2C_0W$

$C_0$  is the overlap capacitance.


11

## Gate capacitance variation with $V_{GS}$




12

## Gate capacitance variation with saturation



13

## Diffusion capacitance diagram



14

## Diffusion capacitance expression

$$C_{diff} = C_{bot} + C_{sw}$$

$$C_{diff} = C_j A + C_{jsw} P$$

$$C_{diff} = C_j L_S W + C_{jsw} (2L_S + W)$$

- $C_{bot}$ : Bottom capacitance to substrate.
- $C_{sw}$ : Side-wall capacitances for three non-channel sides.
- $C_j$ : Junction capacitance constant in  $F/m^2$  (base units).
- $A$ : Diffusion area.
- $C_{jsw}$ : Junction side-wall capacitance constant in  $F/m$ .
- $P$ : Perimeter for three non-channel sides.
- $L_S$ : Length of diffusion region.
- $W$ : Width of diffusion region (and transistor).

15

## Junction capacitance

- $C_{jsw}$  is actually the diode capacitance we considered before.
- What happens as reverse bias increases?
- Can use worst-case approximation.

16

## Capacitance linearization I

- Can approximate variable capacitance as fixed capacitance.
- Uses fitting.

$$C_{eq} = \frac{\Delta Q_j}{\Delta V_D}$$

$$C_{eq} = \frac{Q_j(V_{high}) - Q_j(V_{low})}{V_{high} - V_{low}}$$

$$C_{eq} = K_{eq} C_{j0}$$

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1 - m)} \left( (\phi_0 - V_{high})^{1-m} - (\phi_0 - V_{low})^{1-m} \right)$$

17

## Capacitance linearization II

- $C_{j0}$ : Capacitance when voltage bias of diode is 0V.
- $m$ : Grading coefficient used to model effects of sharp (0.5) or linear (0.33) junction transition (see Page 82 in textbook).
- $\phi_0 = \phi_T \ln \left( \frac{N_A N_D}{n_i^2} \right)$ : Built-in potential, i.e., voltage across junction due to diffusion at drift-diffusion equilibrium.

18

## Capacitance parameters for default 0.25 $\mu m$ process technology

	$C_{ox}$ (fF/ $\mu m^2$ )	$C_o$ (fF/ $\mu m$ )	$C_j$ (fF/ $\mu m^2$ )
NMOS	6	0.31	2
PMOS	6	0.27	1.9

	$m_j$	$\phi_b$ (V)	$C_{jsw}$ (fF/ $\mu m$ )	$m_{jsw}$	$\phi_{bsw}$ (V)
NMOS	0.5	0.9	0.28	0.44	0.9
PMOS	0.48	0.9	0.22	0.32	0.9

Properties of bottom and sidewall.

19

## Upcoming topics

- MOSFET dynamic behavior.
- Wires.
- CMOS inverters.


20

## Review

- What are the five most important to model capacitances for MOSFETs?
- Explain their locations/sources.
- How do they depend on operating region?
- How are drain and source capacitances calculated?

21

## Review: diode capacitance



$$C_J = \frac{C_{J0}}{(1 - V_D/\Phi_0)^m}$$

$m = 0.5$  for abrupt junctions,  $m = 0.33$  for linear junctions

## A change to gate insulation


- Mark T. Bohr, Robert S. Chau, Tahir Ghani, and Kaizad Mistry.

*The High-k Solution.*  
*IEEE Spectrum*, October 2007.

- What was the problem?
- What was its cause?
- What was the solution?
- Key concepts: gate leakage, tunneling, high- $\kappa$  dielectric, charge traps, single atomic layer deposition, and threshold voltage control.


23

## Simple inverter context



25

## Inverter layout




26

## Implications of cell-based design


Share power and ground

Abut cells




Power and ground sharing breaks isolation.

## Simplest switch model of inverter



## Switch model transient behavior



- Repeatedly charging/discharging load  $C$ .
- $t_{pHL} = f(R_{on}C_L)$ .
- Why?

## Inverter switch model $t_{pHL}$ derivation

Both  $t_{pHL}$  and  $t_{pLH}$  defined as time from  $0.5 V_{DD}$  input crossing to  $0.5 V_{DD}$  output crossing. Assume step function on input.

$$V_C = V_{DD}e^{-t/RC} \quad (1)$$

Solve for  $V_C = V_{DD}/2$ .

$$V_{DD}/2 = V_{DD}e^{-t/RC} \quad (2)$$


$$1/2 = e^{-t/RC} \quad (3)$$

$$\ln(1/2) = -t/RC \quad (4)$$

$$t = -RC \cdot -0.69 \quad (5)$$


$$t = 0.69RC = 0.69\tau \quad (6)$$

## NMOSFET I-V characteristics




Review: Is this a velocity-saturated short-channel device? How can you tell?

## Inverter load characteristics



## CMOS inverter transfer curve



34

## Switching threshold derivation I

Find voltage for which  $V_{in} = V_{out}$ . Known: Both NMOSFET and PMOSFET saturated at this point. Recall that

$$I_{DSAT} = \mu C_{ox} \frac{W}{L} \left( (V_{GS} - V_T) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right) \quad (1)$$

35

## Switching threshold derivation II

Working to find  $V_M$ . Find  $V_{GS}$  at which NMOSFET and PMOSFET  $I_D$  values equal.

$$= k V_{DSAT} (V_{GS} - V_T) - \frac{V_{DSAT}^2}{2} \quad (2)$$

$$0 = k_n V_{DSATn} \left( V_M - V_{Tn} - \frac{V_{DSATn}}{2} \right) +$$

$$k_p V_{DSATp} \left( V_M - V_{Tp} - \frac{V_{DSATp}}{2} \right) \quad (3)$$

36

## Switching threshold derivation III

Solve for  $V_M$ .

$$V_M = \frac{\left( V_{Tn} + \frac{V_{DSATn}}{2} \right) + r \left( V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2} \right)}{1 + r} \quad (4)$$


$$r = \frac{k_p V_{DSATp}}{k_n V_{DSATn}} = \frac{\nu_{satp} W_p}{\nu_{satn} W_n} \quad (5)$$

$$\nu = \frac{\mu \xi}{1 + \xi / \xi_c} \quad (6)$$

- $\nu$ : Charge carrier speed.
- $\xi$ : Field strength.
- $\xi_c$ : Field strength at which scattering limits further increase in carrier speed.

37

## Inverter threshold dependence on transistor conductance ratio



38

## Upcoming topics

- CMOS inverter dynamic behavior.
- Logic gates.

39

## Homework assignment

- 1 October: Read sections 3.3.3, 5.1, 5.2, 1.3.2, and 1.3.3 in J. Rabaey, A. Chandrakasan, and B. Nikolic. *Digital Integrated Circuits: A Design Perspective*. Prentice-Hall, second edition, 2003. Read as much as you can by 27 September.
- 26 October: Extended Homework 1 due date due to difficulty getting help during office hours.
- 3 October: Lab 2.