


Robert Dick

<http://robertdick.org/esds-two-week>  
<http://ziyang.eecs.northwestern.edu/~dickrp/esds-two-week>  
 Department of Electrical Engineering and Computer Science  
 Northwestern University


Office at Tsinghua University: 9-310 East Main Building



## Allocation

Optimization for synthesis  
 Synthesis algorithms  
 Homework

Allocation, assignment, and scheduling  
 Brief introduction to  $\mathcal{NP}$ -completeness  
 Complete optimization/search  
 Stochastic optimization techniques




## Synthesis motivation

- Embedded systems are found everywhere: cars, houses, games, phones, hospitals, etc.
- Designers need tools to deal with increasing complexity, increase product quality, and guarantee correct operation.
- Software or hardware errors are not acceptable. Anti-lock brake systems aren't allowed to crash.
- Embedded systems should not require bug fixes or upgrades.
- Price competition can be intense.
- Power consumption should be low.

## Assignment

Optimization for synthesis  
 Synthesis algorithms  
 Homework


Allocation, assignment, and scheduling  
 Brief introduction to  $\mathcal{NP}$ -completeness  
 Complete optimization/search  
 Stochastic optimization techniques



## Scheduling


Optimization for synthesis  
 Synthesis algorithms  
 Homework

Allocation, assignment, and scheduling  
 Brief introduction to  $\mathcal{NP}$ -completeness  
 Complete optimization/search  
 Stochastic optimization techniques




## Polynomial time complexities

- Recall that sorting may be done in  $\mathcal{O}(n \lg n)$  time
- DFS  $\in \mathcal{O}(|V| + |E|)$ , BFS  $\in \mathcal{O}(|V|)$
- Topological sort  $\in \mathcal{O}(|V| + |E|)$



## Exponential time complexities

There also exist exponential-time algorithms:  $\mathcal{O}(2^{\lg n})$ ,  $\mathcal{O}(2^n)$ ,  $\mathcal{O}(3^n)$



## Implications of exponential time complexity

For  $t(n) = 2^n$  seconds

- $t(1) = 2$  seconds
- $t(10) = 17$  minutes
- $t(20) = 12$  days
- $t(50) = 35,702,052$  years
- $t(100) = 40,196,936,841,331,500,000,000$  years

## $\mathcal{NP}$ -complete problems

- Digital design and synthesis is full of NP-complete problems
- Graph coloring
- Allocation/assignment
- Scheduling
- Graph partitioning
- Satisfiability (and 3SAT)
- *Covering*
- ... and many more

10

Robert Dick

Embedded System Design and Synthesis

## $\mathcal{NP}$

- What is  $\mathcal{NP}$ ? Nondeterministic polynomial time.
- A computer that can simultaneously follow multiple paths in a solution space exploration tree is nondeterministic. Such a computer can solve  $\mathcal{NP}$  problems in polynomial time.
- Nobody has been able to prove either

$$\mathcal{P} \neq \mathcal{NP}$$

or


$$\mathcal{P} = \mathcal{NP}$$

12

Robert Dick

Embedded System Design and Synthesis

## Basic complexity classes



- $\mathcal{P}$  solvable in polynomial time by a computer (Turing Machine)
- $\mathcal{NP}$  solvable in polynomial time by a nondeterministic computer
- $\mathcal{NP}$ -complete converted to other  $\mathcal{NP}$ -complete problems in polynomial time

14

Robert Dick

Embedded System Design and Synthesis

## One example

O. Coudert. Exact coloring of real-life graphs is easy. *Design Automation*, pages 121–126, June 1997

16

Robert Dick

Embedded System Design and Synthesis

## Conjecture on hardness of problems

- There is a class of problems,  $\mathcal{NP}$ -complete, for which nobody has found polynomial time solutions
- It is possible to convert between these problems in polynomial time
- Thus, if it is possible to solve any problem in  $\mathcal{NP}$ -complete in polynomial time, all can be solved in polynomial time
- $\mathcal{P} \subseteq \mathcal{NP}$
- Unproven conjecture:  $\mathcal{P} \neq \mathcal{NP}$

11

Robert Dick

Embedded System Design and Synthesis

## $\mathcal{NP}$ -completeness

If we define  $\mathcal{NP}$ -complete to be a set of problems in  $\mathcal{NP}$  for which any problem's instance may be converted to an instance of another problem in  $\mathcal{NP}$ -complete in polynomial time, then

$$\mathcal{P} \subsetneq \mathcal{NP} \Rightarrow \mathcal{NP}\text{-complete} \cap \mathcal{P} = \emptyset$$

13

Robert Dick

Embedded System Design and Synthesis

## How to deal with hard problems

- What should you do when you encounter an apparently hard problem?
- Is it in  $\mathcal{NP}$ -complete?
- If not, solve it
- If so, then what?

**Despair.** Solve it! Resort to a suboptimal heuristic.  
Bad, but sometimes the only choice. Develop an approximation algorithm.

**Better.** Determine whether all encountered problem instances are constrained.  
Wonderful when it works.

15

Robert Dick

Embedded System Design and Synthesis

## Properties of complete optimization techniques

- If a solution exists, will be found
- Very slow for some problems
- Good formal understanding of complexity

17

Robert Dick

Embedded System Design and Synthesis

## Example complete algorithms


- Enumeration
- Branch and bound
- Dynamic programming
- Integer-linear programming
- Backtracking iterative improvement

## Example problem

### Traveling salesman problem

Find shortest path visiting all cities.

## Enumeration



## Branch and bound



## Enumeration

- Considers all possible solutions
- Extremely slow for large  $n$
- Potentially has low constant factor, may be O.K. for small  $n$

## Traveling salesman problem



## Branch and bound


- Keep track of minimal encountered cost
- When a path has a higher cost, terminate

## Branch and bound

- Better average-case complexity
- Still worst-case exponential



## Constructive algorithms example




34

Robert Dick

Embedded System Design and Synthesis

## Local minima move size




36

Robert Dick

Embedded System Design and Synthesis

## Trapped in local minima



38

Robert Dick

Embedded System Design and Synthesis

## Backtracking iterative improvement

- Backtracking iterative improvement is complete if
  - all solutions are reachable
  - the backtracking depth  $\geq$  search depth
  - ... however, this can be slow
- Even if incomplete, backtracking can improve quality
- Can trade optimization time for solution quality
- Greedy iterative improvement if backtracking depth is zero

40

Robert Dick

Embedded System Design and Synthesis

## Iterative improvement

- Starts with complete but poor solution
  - therefore contains constructive algorithm
  - superset of constructive
- Makes changes to solution to improve it
- Typically fast
- Easy to use problem-specific information
- Easy to implement
- Prone to becoming trapped in **local minima**

35

Robert Dick

Embedded System Design and Synthesis

## Local minima

- Even if all solutions reachable, may not get best solution
- Depends on move selection

37

Robert Dick

Embedded System Design and Synthesis

## Local minima


- Being trapped in local minima is a big problem
- Numerous probabilistic optimization techniques designed
  - avoid local minima
  - find global minima
  - do so efficiently

39

Robert Dick

Embedded System Design and Synthesis

## Backtracking



41

Robert Dick

Embedded System Design and Synthesis

## Tabu search

- Similar to iterative improvement
- Iterative improvement can cycle
  - chooses largest cost decrease move...
  - ... then chooses smallest cost increase move
- Tabu search has a *tabu list*
  - solutions to avoid
  - solution characteristics to avoid
- Prevents iterative cycles

42

## Simulated annealing

- Inspired by annealing of metals
- Start from high temperature and gradually lower
- Avoids local minima traps
- Generate trial solutions
- Conduct Boltzmann trials between old and new solution

44


## Boltzmann trials

Solutions are selected for survival by conducting Boltzmann trials between parents and children.  
 Given a global temperature  $T$ , a solution with cost  $K$  beats a solution with cost  $J$  with probability:

$$\frac{1}{1 + e^{(J-K)/T}}$$


46

## Boltzmann trials



48

## Tabu search example



43

## Simulated annealing

- Easy to implement
- Can trade optimization time for solutions quality
- Greedy iterative improvement if temperature is zero
- Famous for solving difficult physical problems, e.g., placement

45

## Boltzmann trials

Introduce convenience variable  $U$


$$U(T) = 1 - \frac{1}{T + 1}$$

$$U(0) = 0$$

$$T \rightarrow 1 \Rightarrow U(T) \rightarrow \infty$$


47

## Simulated annealing example



49

## Cooling schedule often not important



## Genetic algorithms

- Multiple solutions
- Local randomized changes to solutions
- Solutions share information with each other
- Can trade optimization time for solution quality
- Good at escaping sub-optimal local minima
- Greedy iterative improvement if no information sharing
- Difficult to implement and analyze
- Researchers have applied in testing, system synthesis

## Mutation

- Choose an element of the solution
- Change it to another value
- Local modification, similar to that in iterative improvement


## Crossover

a	d	b	e	c
0	0	1	1	1

## Simulated annealing notes

- Time complexity extremely difficult to analyze
- Given a slow enough cooling schedule, will get optimum
  - This schedule sometimes makes simulated annealing slower than exhaustive search
  - Determining optimal schedule requires detailed knowledge of problem's Markov chains


## Solution representation




## Solution representation

a	d	b	e	c
0	0	1	0	1
0	0	1	0	1
0	0	1	1	1


## Locality not preserved




## Locality preserved



## Linear weighting sum



## Pareto-ranking



## Genetic algorithm selection

- Solutions are selected for survival by cost or rank
- Resistant to becoming trapped in local minima
  - mutation
  - crossover
- Possible to do better?

## Multidimensional optimization

- Real-world problems often have multiple costs
  - Price
  - Power consumption
  - Speed
  - Temperature
  - Reliability
  - etc.
- Necessary to simultaneously minimize all costs

## Pareto-ranking


A solution dominates another if all its costs are lower, i.e.,

$$\text{dom}_{a,b} = \forall_{i=1}^n \text{cost}_{a,i} < \text{cost}_{b,i} \wedge a \neq b$$

A solution's rank is the number of other solutions which do not dominate it, i.e.,

$$\text{rank}_{s'} = \sum_{i=1}^n \text{not dom}_{s_i, s'}$$

## Pareto-rank based multiobjective optimization




## PRSA

- Genetic algorithm where Boltzmann trials are used for solution selection
- Genetic algorithm if temperature is set to zero
- Simulated annealing if only one solution
- Easily parallizable
- Has strengths of genetic algorithms and simulated annealing
- Difficult to implement but not more difficult than genetic algorithms



PRSA example



Optimization reference

Robert P. Dick. *Multiobjective Synthesis of Low-Power Real-Time Distributed Embedded Systems*. PhD thesis, Dept. of Electrical Engineering, Princeton University, July 2002

- Chapter 4 contains an overview of some of the popular probabilistic optimization techniques used in CAD
- Chapters 5 and 6 describe a PRSA for system synthesis.

Evolutionary algorithms required reading

D. Graham-Rowe. Radio emerges from the electronic soup. *New Scientist*, August 2002

- Interesting short article on a physical application on evolutionary algorithms
- Similar results for FPGA-based filter

Definitions

Let  $\Gamma_{j_1, j_2}$  represents the dependency between tasks  $j_1$  and  $j_2$  where

$$\Gamma_{j_1, j_2} = \begin{cases} 1 & \text{if task } j_1 \text{ is an immediate predecessor of } j_2 \\ 0 & \text{otherwise} \end{cases} \quad (1)$$

$$\delta(j, m) = \begin{cases} 1 & \text{if task } j \text{ is assigned to core } m \\ 0 & \text{otherwise} \end{cases} \quad (2)$$

Credit to Tam Chantem and Xiaobo Sharon Hu for formulation.

Multiobjective GAs required reading

Carlos M. Fonseca and Peter J. Fleming. Genetic algorithms for multiobjective optimization: Formulation, discussion and generalization. In *Proc. Int. Conf. Genetic Algorithms*, pages 416–423, July 1993

- Explains importance of multiobjective optimization
- Shows simple way to use Pareto-rank in parallel optimization meta-heuristics

Genetic algorithms reference

David E. Goldberg. *Genetic Algorithms in Search, Optimization, and Machine Learning*. Addison-Wesley, MA, 1989

- The most basic and complete book on genetic algorithms
- Weak on multiobjective potential this meta-heuristic

PRSA reference

Samir W. Mahfoud and David E. Goldberg. Parallel recombinative simulated annealing: A genetic algorithm. *Parallel Computing*, 21:1–28, January 1995

Definitions

$$\alpha(j, k) = \begin{cases} 1 & \text{if task } j \text{ starts at time instant } k \\ 0 & \text{otherwise} \end{cases} \quad (3)$$

$$\sigma(j, k) = \begin{cases} 1 & \text{if task } j \text{ ends at time instant } k \\ 0 & \text{otherwise} \end{cases} \quad (4)$$

## Constraints

- Every task  $j$  is assigned to exactly one core  $m$ :

$$\forall j \in J \quad \sum_{m \in M} \delta(j, m) = 1 \quad (5)$$

- Every task  $j$  meets its deadline:

$$\forall j \in J \quad ts(j) + te(j) \leq d(j) \quad (6)$$

- Precedence constraints are honored:

$$\forall j \in J \quad ts(j_2) \geq tf(j_1) \cdot \Gamma_{j_1, j_2} \quad (7)$$

$$\forall k, \forall j_1, j_2 \in J \quad \sum_{k'=0}^k (\sigma(j_1, k') - \alpha(j_2, k')) \cdot \Gamma_{j_1, j_2} \geq 0 \quad (8)$$

75

Robert Dick

Embedded System Design and Synthesis

## Constraints

- At each time instant, at most one task can be active on a core:

$$\forall k, \forall m \in M \quad \sum_{j \in J} \beta(k, j, m) \leq 1 \quad (12)$$

- A task  $j$  must start before it ends:

$$\forall j \in J, \forall k \quad \sum_{k'=0}^k \alpha(j, k') \geq \sum_{k'=0}^k \sigma(j, k') \quad (13)$$

77

Robert Dick

Embedded System Design and Synthesis

## Past work of others

- 1992:** Optimal MILP co-synthesis of small systems [Prakash & Parker], [Bender], [Schwiegershausen & Pirsch]
- 1993:** One CPU-One ASIC [Ernst, Henkel & Benner], [D'Ambrosio & Hu], [Barros, Rosenstiel, & Xiong], others...
- 1994:** Software generation and delay estimation [Gupta & De Micheli], [Li, Malik, & Wolfe]
- 1997:** Iterative improvement algorithm for co-synthesis of distributed embedded systems [Wolf]

79

Robert Dick

Embedded System Design and Synthesis

## Overview of our system synthesis tools

- TGFF and CETA:** Automatic generation of parametric, pseudo-random or real task graphs.
- MOGAC:** Distributed multi-rate embedded systems w. heterogeneous hardware, hard real-time constraint, price optimization, and power optimization.
- CORDS:** Distributed multi-rate embedded systems w. reconfigurable hardware, and hard real-time constraints, and price optimization.
- COWLS:** Client-server embedded systems communicating via primary channel of limited bandwidth, e.g., a wireless link, w. heterogeneous hardware, hard real-time constraints, soft real-time constraints, power optimization, and price optimization.
- MOCSYN:** System-on-a-chip composed of hard cores w. hard real-time constraints, power optimization, area optimization, and price optimization.

81

Robert Dick

Embedded System Design and Synthesis

## Constraints

- Every task has only one start time instant:

$$\forall j \in J \quad \sum_{k=0}^{2|J|-1} \alpha(j, k) = 1 \quad (9)$$

- Every task has only one finish time instant:

$$\forall j \in J \quad \sum_{k=0}^{2|J|-1} \sigma(j, k) = 1 \quad (10)$$

- The start time and the finish time instants of a task must be different:

$$\forall j \in J, \forall k \quad \alpha(j, k) + \sigma(j, k) \leq 1 \quad (11)$$

76

Robert Dick

Embedded System Design and Synthesis

## Constraints

If tasks  $j_1$  and  $j_2$  both execute on core  $m$ , they must not overlap:

$$\forall j_1, j_2 \in J : j_1 \neq j_2, \forall m \in M, \forall k$$

$$tf(j_1) \leq (2 - \delta(j_1, m) - \delta(j_2, m)) \cdot \Lambda + ts(j_2) + \left(1 - \sum_{k'=0}^k (\sigma(j_1, k') - \alpha(j_2, k'))\right) \cdot \Lambda \quad (14)$$

$$tf(j_2) \leq (2 - \delta(j_1, m) - \delta(j_2, m)) \cdot \Lambda + ts(j_1) + \left(1 - \sum_{k'=0}^k (\alpha(j_2, k') - \sigma(j_1, k'))\right) \cdot \Lambda \quad (15)$$

78

Robert Dick

Embedded System Design and Synthesis

## Past work of others


- 1997:** Constraint logic programming for embedded system price minimization under time constraints [Kuchcinski]
- 1998:** Automatic ANSI-C partitioning among homogeneous processors on a single chip [Karkowski & Corporaal]
- 2000:** Automatic performance estimation for ASICs used in co-synthesis [Xie & Wolf]

80

Robert Dick

Embedded System Design and Synthesis

## Review: Specifications




- Specify the task deadlines, periods, and data dependencies
- Analyze performance of each task on each resource
- Allocate resources
- Assign each task to a resource
- Schedule the tasks on each resource

82

Robert Dick

Embedded System Design and Synthesis

## Review: Allocation




- Number and types of:
- PEs or cores
  - Commun. resources

83

Robert Dick

Embedded System Design and Synthesis

## Review: Scheduling



85

Robert Dick

Embedded System Design and Synthesis

## Genetic algorithms


- Multiple solutions
- Randomized changes to solutions
- Solutions share information with each other
- Can escape sub-optimal local minima
- Scalable

87

Robert Dick

Embedded System Design and Synthesis

## Information trading




89

Robert Dick

Embedded System Design and Synthesis

## Review: Assignment



- Assignment of tasks to PEs
- Connection of communication resources to PEs

84

Robert Dick

Embedded System Design and Synthesis

## Costs

Soft constraints:

- Price
- Power
- Area
- Soft deadline violations

Hard constraints:

- Hard deadline violations
- PE overload
- Unschedulable tasks
- Unschedulable transmissions


Solutions which violate hard constraints not shown to designer – pruned out.

86

Robert Dick

Embedded System Design and Synthesis

## Cluster genetic operator constraints




88

Robert Dick

Embedded System Design and Synthesis

## Ranking



A solution dominates another if it is better in all ways.

A solution's rank is the number of other solutions which do not dominate it.

Each solution has numerous costs, e.g., price, deadline violation, and CLB over-use.

90

Robert Dick


Embedded System Design and Synthesis

## Reproduction

Solutions are selected for reproduction by conducting Boltzmann trials between randomly selected pairs of solutions.  
Given a global temperature  $T$ , a solution with rank  $J$  beats a solution with rank  $K$  with probability:

$$\frac{1}{1 + e^{(K-J)/T}}$$

(16)




91

Robert Dick

Embedded System Design and Synthesis

## Mocsyn algorithm overview




93

Robert Dick

Embedded System Design and Synthesis

## Mocsyn algorithm overview




95

Robert Dick

Embedded System Design and Synthesis

## Clock selection





97

Robert Dick

Embedded System Design and Synthesis

## Multiobjective optimization



Multiple runs based on weighted sums waste effort on unpromising

Optimizer concentrates on promising areas of Pareto-optimal curve. Solutions share information

92

Robert Dick

Embedded System Design and Synthesis

## Mocsyn related work

- 1982: Algorithm for improving network partitions [Fiduccia & Mattheyses]
- 1983: Method to find optimal orientations of cells in slicing floorplan block placements [Stockmeyer]
- 1997: Interconnect design for deep submicron ICs [Cong]

94

Robert Dick

Embedded System Design and Synthesis

## Clock selection


- Cores have different maximum frequencies
- Globally synchronous system forces underclocking
- Multiple crystals too expensive
- Use linear interpolating clock synthesizers
  - Standard CMOS process
  - Each core runs near highest speed
  - Global clock frequency can be low to reduce power
- Optimal clock selection algorithm in pre-pass

96

Robert Dick

Embedded System Design and Synthesis

## Mocsyn algorithm overview




98

Robert Dick

Embedded System Design and Synthesis

## Link prioritization



99

Robert Dick

Embedded System Design and Synthesis

## Floorplanning block placement

Balanced binary tree of cores formed  
Division takes into account


- Link priorities
- Area of cores on each side of division

101

Robert Dick

Embedded System Design and Synthesis

## Floorplanning block placement




103

Robert Dick

Embedded System Design and Synthesis

## MOCSYN algorithm overview




105

Robert Dick

Embedded System Design and Synthesis

## MOCSYN algorithm overview




Block placement to determine communication time, energy

100

Robert Dick

Embedded System Design and Synthesis

## Floorplanning block placement




102

Robert Dick

Embedded System Design and Synthesis

## MOCSYN algorithm overview



Bus topology generation: minimize contention under routability constraints

104

Robert Dick

Embedded System Design and Synthesis

## Scheduling


- Fast list scheduler w. slack, EST, LFT prioritization
- Multi-rate
- Handles period < deadline as well as period ≥ deadline
- Uses alternative prioritization methods: slack, EST, LFT
- Other features depend on target

106

Robert Dick

Embedded System Design and Synthesis

## Scheduling



107

Robert Dick

Embedded System Design and Synthesis

## Cost calculation


- Price
- Average power consumption
- Area
- PE overload
- Hard deadline violation
- Soft deadline violation
- etc.

109

Robert Dick

Embedded System Design and Synthesis

## Clock selection quality



111

Robert Dick

Embedded System Design and Synthesis

## Embedded system synthesis benchmarks suite (E3S)


- Uses performance information from Embedded Microprocessor Benchmarks Consortium (EEMBC)
- Power numbers from processor datasheets
- Performance numbers based on measured execution times of 47 tasks
- Additional information by emailing and calling numerous processor vendors

113

Robert Dick

Embedded System Design and Synthesis

## Scheduling




108

Robert Dick

Embedded System Design and Synthesis

## MOCSYN algorithm overview



110

Robert Dick

Embedded System Design and Synthesis

## MOCSYN feature comparisons experiments

Example	MOCSYN price (\$)	Worst-case commun. price (\$)	Best-case commun. price (\$)	Single bus price (\$)
...	...	...	...	...
15	216	n.a.	n.a.	n.a.
16	138	n.a.	n.a.	177
17	283	n.a.	n.a.	n.a.
18	253	n.a.	n.a.	253
19	211	n.a.	n.a.	n.a.
...	...	...	...	...
Better		38	44	28
Worse		3	1	9

17 processors, 34 core types, five task graphs, 10 tasks each, 21 task types from networking and telecom examples

112

Robert Dick

Embedded System Design and Synthesis

## E3S

- 17 processors e.g.,
- AMD ElanSC520
  - Analog Devices 21065L
  - Motorola MPC555
  - Texas Instruments TMS320C6203

114

Robert Dick

Embedded System Design and Synthesis

Numerous communication resources, e.g.,

- CAN
- IEEE1394
- PCI
- USB 2.0
- VME

MOCSYN E3S experiments

Example	Price (\$)	Average power (mW)	Soft DL viol. prop.	Area (mm <sup>2</sup> )
automotive-industrial	91	120	0.60	3.0
	91	120	0.61	2.0
	110	113	0.88	4.0
networking	61	72	0.94	38.4
	223	246	2.31	9.9
telecom	223	246	2.76	6.0
	233	255	3.47	4.5
	236	247	2.29	9.9
	236	249	2.60	8.0
	242	221	2.67	3.0
	242	230	2.44	25.9
	242	237	1.72	6.0
	272	226	2.22	192.1
	272	226	2.34	9.4
	353	258	1.23	4.0
consumer	134	281	1.40	34.1
office automation	64	370	0.23	36.8
	66	55	0.00	7.2

MOGAC run on Prakash & Parker's examples

Example (Perform)	Prakash & Parker's System		MOGAC		
	Price (\$)	CPU Time (s)	Price (\$)	CPU Time (s)	Tuned CPU Time (s)
Prakash & Parker 1 (4)	7	28	7	3.3	0.2
Prakash & Parker 1 (7)	5	37	5	2.1	0.1
Prakash & Parker 2 (8)	7	4,511	7	2.1	0.2
Prakash & Parker 2 (15)	5	385,012	5	2.3	0.1

Quickly gets optimal when getting optimal is tractable

3 PE types, Example 1 has 4 tasks, Example 2 has 9 tasks

MOCSYN contributions, conclusions

First core-based system-on-chip synthesis algorithm

- Novel problem formulation
- Multiobjective (price, power, area, response time, etc.)
- New clocking solution
- New bus topology generation algorithm

· One task set for each EEMBC application suites

- Automotive/industrial
- Consumer
- Networking
- Office automation
- Telecommunications

MOGAC run on Hou's examples

Example	Yen's System		MOGAC		
	Price (\$)	CPU Time (s)	Price (\$)	CPU Time (s)	Tuned CPU Time (s)
Hou 1 & 2 (unclustered)	170	10,205	170	5.7	2.8
Hou 3 & 4 (unclustered)	210	11,550	170	8.0	1.6
Hou 1 & 2 (clustered)	170	16.0	170	5.1	0.7
Hou 3 & 4 (clustered)	170	3.3	170	2.2	0.6

Robust to increase in problem complexity.

2 task graphs each example, 3 PE types

Unclustered: 10 tasks per task graph Clustered: approx. 4 tasks per task graph

MOGAC run on Yen's large random examples

Example	Yen's System		MOGAC		
	Price (\$)	CPU Time (s)	Price (\$)	CPU Time (s)	Tuned CPU Time (s)
Random 1	281	10,252	75	6.4	0.2
Random 2	637	21,979	81	7.8	0.2

Handles large problem specifications.

No communication links: communication costs = 0

Random 1: 6 task graphs, approx. 20 tasks each, 8 PE types

Random 2: 8 task graphs, approx. 20 tasks each, 12 PE types

MOCSYN contributions, conclusions

Important for system-on-chip synthesis to do

- Clock selection
- Block placement
- Generalized bus topology generation

## Reference

- Robert P. Dick. *Multiobjective Synthesis of Low-Power Real-Time Distributed Embedded Systems*. PhD thesis, Dept. of Electrical Engineering, Princeton University, July 2002
  - Chapter 7

123

Robert Dick

Embedded System Design and Synthesis

## Formal methods and MILP-based synthesis references

### High-level overview of formal methods in embedded system design

Steven D. Johnson. Formal methods in embedded design. *IEEE Computer*, 36(11):104–106, November 2003

### MILP formulation for heterogeneous multiprocessor synthesis

S. Prakash and A. Parker. Synthesis of application-specific multiprocessor architectures. In *Proc. Design Automation Conf.*, June 1991

Assignment: Write a short paragraph describing the most important points in both of these articles.

126

Robert Dick

Embedded System Design and Synthesis

## Next class

- Formal methods for reliable embedded system design
- Real-time systems
- Scheduling

128

Robert Dick

Embedded System Design and Synthesis

## Synthesis problems of current interest

- Synthesis of reliable systems
  - Lifetime fault processes
  - Transient faults
- Cross-level synthesis
- Temperature-aware synthesis
- Novel technologies
- New application domains
  - E.g., wireless sensor networks
- Efficient optimal techniques for constrained problems

124

Robert Dick

Embedded System Design and Synthesis

## Reliability optimization reference

- Changyun Zhu, Zhenyu Gu, Robert P. Dick, and Li Shang. Reliable multiprocessor system-on-chip synthesis. In *Proc. Int. Conf. Hardware/Software Codesign and System Synthesis*, September 2007. To appear
- If you are interested in the topic, please follow the references in that paper. In particular consider the papers by Xie, Glaß, and Coskun.

127

Robert Dick

Embedded System Design and Synthesis