

# Embedded System Design and Synthesis

Robert Dick

<http://robertdick.org/esds/>  
Office: EECS 2417-E

Department of Electrical Engineering and Computer Science  
University of Michigan



## Transition

- Classes will transition from covering background on embedded systems to discussing recent papers, some of which are closely related to student projects.
- Discuss Joseph Polastre, Robert Szweczyk, Alan Mainwaring, David Culler, and John Anderson. Analysis of wireless sensor networks for habitat monitoring. In C. S. Raghavendra, Krishna M. Sivalingam, and Taieb Znati, editors, *Wireless Sensor Networks*, chapter 18, pages 399–423. Springer US, 2004.
- Practice exam.
- Impact of technology trends.

## Two major sources of changing problems


New implementation technologies.

New applications.


## Evolution of computation

- 1800s: Mechanical
- Late 1800s–early 1900s: Electro-mechanical
- Early 1900s–mid 1900s: Vacuum tube electronic
- Mid 1900s–late 1900s: Bipolar (TTL)
- Late 1900s–early 2000s: MOS


## Impact of scaling on volume



## Impact of scaling on delay




## Impact of scaling on energy consumption



8

## Impact of scaling on price




9

## Scaling trends

High Volume Manufacturing	2004	2006	2008	2010	2012	2014	2016	2018
Technology Node (nm)	90	65	45	32	22	16	11	8
Integration Capacity (BT)	2	4	8	16	32	64	128	256
Delay = CV/I scaling	0.7	~0.7	>0.7	Delay scaling will slow down				
Energy/Logic Op scaling	>0.35	>0.5	>0.5	Energy scaling will slow down				
Bulk Planar CMOS	High Probability			Low Probability				
Alternate, 3D etc	Low Probability			High Probability				
Variability	Medium		High		Very High			
Inter-lr dielectric k	~3	<3	Reduce slowly towards 2-2.5					
RC Delay	1	1	1	1	1	1	1	1
Metal Layers	6-7	7-8	8-9	0.5 to 1 layer per generation				

10

## Device trends



11

## Advantages of CMOS relative to prior technologies

- Performance
- Gain, low noise
- Area
- Massive integration
- Power
- Reliability
- Fabrication difficulty & cost

12

## Current status for CMOS

- 32 nm
- Power, thermal problems severe
- Fabrication cost per design high
- Potential reliability problems in future
- Soft errors
- Electromigration, dielectric breakdown, etc.
- Process variation
- Soon: Discrete dopant problems

13

## Computing trends applications

- Increased market volume and size for portable and embedded systems compared to general-purpose computers.
- Instructor's opinion: Embedded will grow in importance in the future.
- High-performance general-purpose computing will still matter.
- Much of the general-purpose computation will move to data centers.

14

Robert Dick Embedded System Design and Synthesis

## Advantages of alternative nanotechnologies

May allow continued process scaling after CMOS scaling impractical.

- Candidates
- Carbon nanotube
- Nanowire Single electron tunneling transistors

15

Robert Dick Embedded System Design and Synthesis

## Comparison of nanoscale technologies

Table 59 Emerging Research Logic Devices—Demonstrated Projected Parameters

Device	FET [9]	1D nanowire	Resonant Tunneling Devices	SET	Molecular	Ferromagnetic logic	Spin molecule
Types	Si CMOS SW FET NW Antenna-structure Crossbar nanowire	CNT FET SW FET NW Antenna-structure Crossbar nanowire	RTD-FET RTT	SET	Crossbar Jack Molecular transistor Molecular QCA	Moving domain wall M. QCA	Spin molecule
Supported Architectures	Conventional	Conventional and Crossbar	Conventional and CNN	CNN	Crossbar and QCA	CNN Resonator logic and QCA	Conventional
Cell Size (square pitch)	Projected 100 nm Demonstrated 500 nm	Projected 100 nm [C] 500 nm -1.5 μm [D]	Projected 100 nm [C]	Projected 40 nm [L]	Projected 10 nm [O] -2 μm [R]	Projected 140 nm [U] 200 nm [V, W]	Projected 100 nm [C] 100 μm [X]
Density (devices/cm <sup>2</sup> )	Projected 1E10 Demonstrated 2.8E8	Projected 4.5E9 Demonstrated 4E7	Projected 4.5E9	Projected 4E10	Projected 1E12	Projected 5E9	Projected 4.5E9
Switch Speed	Projected 12 THz Demonstrated 1 THz	Projected 6.3 THz [E] 61 GHz [C] 5.6 GHz	Projected 16 THz [F] 61 GHz [C] 10 GHz [Z]	Projected 10 THz [W] 1 GHz [L] 1 MHz [F]	Projected 1 THz [S] 1 GHz [O] 100 Hz [R]	Projected 1 GHz [U] 10 MHz [V] 30 Hz [Y]	Projected 40 GHz [Y] Not known
Circuit Speed	Projected 5.6 GHz Demonstrated 3E-18	Projected 220 Hz [O] 3E-18	Projected 10 GHz [Z] >3E-18	Projected 1 MHz [F] [1.5-10 <sup>-11</sup> ] [O]	Projected 100 Hz [R] [1.5-10 <sup>-11</sup> ] [O]	Projected 100 Hz [R] [1.5-10 <sup>-11</sup> ] [O]	Projected 30 Hz [Y] 3E-18
Switching Energy, J	Projected 1E-16 Demonstrated 238	Projected 1E-11 [G] 238 [C]	Projected 1E-13 [K] 238 [C]	Projected 8e-10 [P] [1.3-1e10 <sup>-10</sup> ] [O]	Projected 3E-7 [R] 10	Projected 6E-18 [W] 5E-2	Projected Not known
Power Dissipation (dissip/cm <sup>2</sup> )	Projected 1.6 Demonstrated 238	Projected 1E-8 238 [C]	Projected 0.1 238 [C]	Projected 2E-4	Projected 2E-9	Projected 5E-8	Projected Not known
Operational Temperature	RT	RT	4.2 - 300 K	20 K [L]	RT	RT	RT
Materials System	Si	CNT Si, Ga, In-V, In <sub>2</sub> O <sub>3</sub> , ZnO, TiO <sub>2</sub> , SiC, SiC	III-V Si-die	III-V Si-die	Organic molecules	Ferromagnetic alloys	Si, In-V, complex metallic oxides
Research activity [A]	171	88	65	204	25	102	

Credit to ITRS'05 report on Emerging Research Devices.

16

Robert Dick Embedded System Design and Synthesis

## Carbon

The infographic is divided into two main sections: 'allotropes' and 'applications'.  
**allotropes:** Shows diamond (a 3D lattice of carbon atoms), graphite (a layered structure of carbon atoms), carbon nanotube (a cylindrical tube of carbon atoms), and fullerene (a spherical cage of carbon atoms).  
**applications:** Shows various uses of carbon materials, including in aerospace (jet engines, aircraft), automotive (bicycles, cars), and nanotechnology (microchips, sensors).

18

Robert Dick Embedded System Design and Synthesis


## CNT history

The timeline shows the following key events:  
 - 1880: Edison's original carbon-filament lamp (US Patent 223,898)  
 - 1978: F/A-18 Hornet: The first aircraft with carbon fiber wings  
 - 1985: Discovery of Fullerenes (Smalley)  
 - 1991: Nanotubes discovered at NEC, by Japanese researcher Dr. Sumio Iijima  
 - 2001: Carbon nanotube transistor based logic-performing ICs (IBM)  
 - 2002: Carbon nanotubes in interconnect applications (Kreupl, Infineon)

19

Robert Dick Embedded System Design and Synthesis

## CNT classes



Graphene


Single-walled CNT

Multi-walled CNT

20

Robert Dick Embedded System Design and Synthesis

## Chirality




21


Robert Dick Embedded System Design and Synthesis

## Metallic and semiconducting CNTs

### Armchair (metallic)



### Zigzag (semi-conducting)



22

Robert Dick Embedded System Design and Synthesis

## CNT properties

- Metallic or semiconducting.
- Diameter: 0.4–100 nm.
- Length: up to millimeters.
- Ballistic transport.
- Excellent thermal conductivity.
- Very high current density.
- High chemical stability.
- Robust to environment.
- Tensile strength: 45 TPa.
  - Steel is 2 TPa.
- Temperature stability
  - 2,800°C in vacuum.
  - 700°C in air.

23

Robert Dick Embedded System Design and Synthesis


## CNTs compared with Cu

Property	CNT	Cu
Max I dens. (A/cm <sup>2</sup> )	> 1 × 10 <sup>9</sup> (Wei et al., APL'01)	1 × 10 <sup>7</sup>
Thermal cond. (W/mK)	5,800 (Hone et al., Phy Rev B'99)	385
Mean free path (nm)	> 1,000 (McEuen et al. T Nano'02)	40

24

Robert Dick Embedded System Design and Synthesis

## NRAM




- Uses Van der Waals forces.
- Non-volatile.
- SRAM-like speed.
- DRAM-like density.
- Ready for market in 2007 (and 2008, and 2009, and 2010, and 2011).
- IEEE Spectrum loser of the year. Why?

25

Robert Dick Embedded System Design and Synthesis

## Power challenges

High-performance applications: energy cost, temperature, reliability  
Portable embedded systems: battery lifetime




27

Robert Dick Embedded System Design and Synthesis

## What does history teach us about power consumption?

Device innovations have been the most effective method

- Vacuum tube to semiconductor device in the 1960s
- Bipolar device to CMOS transistor in the 1990s





Based on diagram by C. Johnson, IBM Server and Technology Group

## Single electron tunneling transistor structure

Device structure

- Island, terminals (source, drain, gate)
- Electron tunneling through tunneling junctions




$C_G$  : gate capacitance  
 $C_{G2}$  : optional 2<sup>nd</sup> gate capacitance  
 $C_S$  : source tunnel junction capacitance  
 $C_D$  : drain tunnel junction capacitance  
 $R_S$  : source tunnel junction resistance  
 $R_D$  : drain tunnel junction resistance

## Single electron tunneling transistor behavior

Physical principles

- Coulomb charging effect governs electron tunneling
- Coulomb blockade  $V_{GS} = me/C_G$ ,  $m = \pm 1/2, \pm 3/2, \dots$  OFF,  $m = 0, \pm 1, \pm 2, \dots$  ON



## SET properties and challenges

Ultra low power

- Projected energy per switching event ( $1 \times 10^{-18}$  J)

Room temperature and fabrication challenge

- Electrostatic charging energy must be greater than thermal energy
- $e^2/C_\Sigma > k_B T$
- Requires  $e^2/C_\Sigma > 10k_B T$  or even  $e^2/C_\Sigma > 40k_B T$

## SET properties and challenges

Performance challenge

- Electrons must be confined in the island
- $R_S, R_D > h/e^2$ ,  $h/e^2 = 25.8 k\Omega$
- High resistance, low driving strength

Reliability concerns

- Tunneling between charge traps cause run-time errors
- Unknown before fabrication
- Device technology: Improved by silicon islands
- Reliable design: Post-fabrication adaptation
- Run-time error correction

## Summary

- CMOS will be mainstream for years to come, but not forever.
- The meaning of integrated circuits will change in the future.
- Circuit and logic design fundamentals will still apply.
- Some rules, e.g., difficulty of implementing non linearly separable functions, may change.
- You will each need to adapt as the rules governing device behavior change, but this will be much faster now that you have a foundation.

## Homework

- Due 20 October: Mini-project report.
- Due 20 October: Joseph Polastre, Robert Szewczyk, Alan Mainwaring, David Culler, and John Anderson. Analysis of wireless sensor networks for habitat monitoring. In C. S. Raghavendra, Krishna M. Sivalingam, and Taieb Znati, editors, *Wireless Sensor Networks*, chapter 18, pages 399–423. Springer US, 2004.
- Due 25 October: Main project proposal.
- Due 25 October: Email me one paper that you have read when working on your project that you think might be of interest to the entire class.
- Due 25 October: Ben W. Cook, Steven Lanzisera, and Kristofer S. J. Pister. SoC issues for RF smart dust. *Proc. IEEE*, 94(6), June 2006.