

# Online Resource Management for Improving Reliability of Real-Time Systems on “Big–Little” Type MPSoCs

Yue Ma<sup>1b</sup>, *Student Member, IEEE*, Junlong Zhou<sup>1b</sup>, *Member, IEEE*, Thidapat Chantem, *Senior Member, IEEE*, Robert P. Dick<sup>1b</sup>, *Member, IEEE*, Shige Wang, *Senior Member, IEEE*, and Xiaobo Sharon Hu<sup>1b</sup>, *Fellow, IEEE*

**Abstract**—Heterogeneous multiprocessor systems on a chips (MPSoCs) consisting of cores with different performance/power characteristics are widely used in many real-time embedded systems, where both soft-error reliability and lifetime reliability are key concerns. Although existing efforts have investigated related problems, they either focus on one of the two reliability concerns or propose time-consuming scheduling algorithms that cannot adequately address runtime workload and environmental variations. This paper introduces an online framework which is adaptive to runtime variations and maximizes soft-error reliability while satisfying the lifetime reliability constraint for soft real-time systems executing on MPSoCs that are composed of high-performance cores and low-power (LP) cores. Based on each core’s executing frequency and utilization, the framework performs workload migration between high-performance cores and LP cores to reduce power consumption and improve soft-error reliability. Experimental results based on different hardware platforms show that the proposed approach reduces the probability of failures due to soft errors by at least 17% and 50% on average compared to a number of representative existing approaches that satisfy the same lifetime reliability constraints.

**Index Terms**—Heterogeneous multiprocessor systems on a chip (MPSoC), lifetime reliability, real-time embedded system, soft-error reliability.

Manuscript received May 28, 2018; revised September 4, 2018; accepted October 18, 2018. This work was supported in part by NSF under awards CNS-1319904, CNS-1319718, CNS-1319784, National Natural Science Foundation of China under Grant 61802185, and Natural Science Foundation of Jiangsu Province under Grant BK20180470. This paper was recommended by Associate Editor C. Yang. (*Corresponding author: Junlong Zhou.*)

Y. Ma and X. S. Hu are with the Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN 46556 USA (e-mail: yma1@nd.edu; shu@nd.edu).

J. Zhou is with the School of Computer Science and Engineering, Nanjing University of Science and Technology, Nanjing 210094, China (e-mail: jlzhou@njust.edu.cn).

T. Chantem is with the Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Arlington, VA 22203 USA (e-mail: tchantem@vt.edu).

R. P. Dick is with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA (e-mail: dickrp@umich.edu).

S. Wang is with General Motors, Warren, MI 48093 USA (e-mail: shige.wang@gm.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCAD.2018.2883990

## I. INTRODUCTION

TO ADDRESS power/energy concerns, various heterogeneous multiprocessor systems on a chip (MPSoCs) have been introduced [1]. A popular MPSoC architecture that is often used in power/energy-conscious real-time embedded applications is composed of pairs of high-performance (HP) cores and low-power (LP) cores. Following the terminology introduced by ARM [2], we refer to this architecture as the “big–little” architecture. Nvidia’s variable symmetric multiprocessing [3] is such an example. Such HP and LP cores present unique performance, power/energy, and reliability tradeoffs, which are investigated in this paper.

Resource management in heterogeneous MPSoCs has been widely studied [4]–[8], but few work targets the big–little architecture [9]–[12]. In this architecture, HP (LP) cores are homogeneous and both HP and LP cores have the same instruction set architecture. However, big–little type MPSoCs may support different execution models. In one model, represented by Nvidia’s TK1 [13] and Samsung’s Exynos 5410 [14], one HP core is paired with one LP core, and the HP and LP cores in the one pair cannot work simultaneously. In another model, represented by Nvidia’s TX2 [15] and NXP’s i.MX8 [16], although HP and LP cores can work simultaneously, all HP (all LP) cores must execute at the same frequency. We aim to design a resource management framework that is adaptive to different execution models.

Since many real-time embedded systems are deployed in critical applications and are expensive as well as inconvenient to replace, lifetime reliability due to permanent faults<sup>1</sup> as well as soft-error reliability due to transient faults are important design considerations. Although there exist several efforts that either target soft-error reliability [17]–[19] or lifetime reliability [8], [20]–[23], only a few papers have examined both soft-error reliability and lifetime reliability together [24]–[27]. In addition, runtime workload variations further complicate the problem of improving the system overall reliability.

<sup>1</sup>Intermittent faults are unlikely to be strongly dependent on power consumption and therefore are out of the scope of this paper.

Hence, designing an online approach considering both lifetime reliability and soft-error reliability becomes necessary.

This paper systematically addresses reliability concerns for real-time systems running on big–little type MPSoCs. Since transient faults occur much more frequently than permanent faults [28], we focus on increasing soft-error reliability without sacrificing lifetime reliability. Specifically, we solve the problem of maximizing soft-error reliability while satisfying temperature, real-time, and lifetime reliability requirements. Our problem is motivated by many real world applications, such as mobile devices and in-vehicle infotainment systems [29]. We are particularly interested in developing an online framework to address unavoidable workload and environment variations.

Our online framework, referred to as dynamic reliability improvement framework (DRIF), solves the problem outlined above by dynamically and judiciously scaling core frequencies to increase soft-error reliability. By leveraging the power and performance features of the big–little type MPSoCs, we dynamically migrate workload and activate the most power-efficient cores to execute tasks. Meanwhile, in order to reduce the computational overhead to check whether the lifetime reliability caused by a thermal profile is larger than a lifetime reliability constraint, we design a tool, referred to as LTR-Checker, which is computational efficient to use at run time.

This paper makes three main contributions.

- 1) We propose a computationally efficient method to determine whether a given temporal thermal profile would respect the corresponding lifetime reliability threshold.
- 2) By performing extensive experiments on a hardware platform, we experimentally establish a suitable task migration guideline allowing tasks executed on most power efficient cores.
- 3) We develop an online framework to maximize soft-error reliability under temperature, real-time, and lifetime reliability constraints by scaling cores' frequencies and selecting the most power efficient cores to execute tasks.

We have implemented and validated DRIF on two hardware boards containing Nvidia's TK1 [13] chip and TX2 [15] chip, respectively. Based on the results obtained from running the MiBench benchmark suite [30], we show that DRIF increases the no soft error occurring time at least 2 more days than existing approaches.

The rest of this paper is organized as follows. We review related work in Section II. Section III introduces the various system models. We experimentally explore the power features of HP and LP cores, and establish a task migration guideline in Section IV. Section V formulates the problem and provides an overview of our framework. Section VI describes the LTR-Checker. Section VII describes DRIF in detail. Sections VIII and IX describe our experimental setup and results, respectively. Section X concludes this paper.

## II. RELATED WORK

As a special type of heterogeneous MPSoCs, the big–little type MPSoCs use two types of cores: the LP cores

offer high power efficiency while the HP cores provide maximum computing performance [2]. This type of MPSoCs provides flexibility to balance the performance and power, and facilitates ease of use [31]. Since different execution models introduce unique constraints, e.g., HP core and LP core in the same pair cannot work simultaneously, or all HP (all LP) cores must execute at the same frequency, most resource management approaches for heterogeneous MPSoCs are not applicable for the big–little architecture [5], [21], [23], [32], [33]. Focusing on the big–little architecture, Liu *et al.* [9] proposed an iterative approach for mapping multithreaded applications on MPSoCs composing of multiple core types to achieve high performance and power efficiency. Annamalai *et al.* [10] designed a novel technique to dynamically swap threads between HP cores and LP cores and change the core frequency to achieve a high throughput/Watt. Considering the constraints for HP cores and LP cores, Carroll and Heiser [11] investigated the mechanisms for frequency scaling, and proposed a technique to reduce energy consumption. Singla *et al.* [12] designed an online method to predict and reduce power and runtime temperature for big–little type MPSoCs. While the above work considers the specific features of the big–little architecture, none of them focuses on lifetime reliability or soft-error reliability.

There exist several efforts that directly aim to increase soft-error reliability [17], [18], [34], [35] or lifetime reliability [7], [21], [36], [37]. In order to improve soft-error reliability, Zhao *et al.* proposed a method to allocate recoveries for tasks [17], [18] while Nahar and Meyer [38] assigned redundancies to tasks statically. Fan *et al.* proposed a dynamic voltage and frequency scaling (DVFS)-based method to reduce power consumption under soft-error reliability constraint. Although these methods are effective at improving and ensuring soft-error reliability, they usually reduce lifetime reliability with a high operating temperature. For periodic tasks running on an MPSoC, Huang *et al.* [21] proposed an analytical model to estimate lifetime reliability of MPSoCs and a task mapping and scheduling algorithm to guard against aging effects. Bolchini *et al.* [36] dynamically determined the most effective mapping of tasks to minimize network-on-chip energy consumption and maximize lifetime reliability. Das *et al.* [7] proposed a machine learning-based algorithm to handle inter- and intra-application variations and reduce peak temperature and thermal cycling. These methods are designed to increase lifetime reliability but weaken soft-error reliability.

Our proposed framework considers soft-error reliability and lifetime reliability, both of which have not typically been examined together. The work by Das *et al.* [24] aims to jointly improve soft-error reliability and lifetime reliability by mapping tasks to all cores and scaling core frequencies. However, their solution is too computationally intensive to use at run time. Kapadia and Pasricha [25] proposed a framework to optimize performance and energy. Although transient and permanent faults are considered, their work does not increase reliability but only focuses on reducing power under lifetime reliability and soft-error reliability constraints. Zhou *et al.* [26] proposed an offline technique to maximize system availability by allocating replications of tasks and determining the core

177 frequency statically. Although these works consider both  
 178 lifetime reliability and soft-error reliability, they are offline  
 179 approaches and ignore the specific features of big–little type  
 180 MPSoCs. In this paper, we focus on big–little type MPSoCs  
 181 and propose to maximize soft-error reliability under lifetime  
 182 reliability constraint.

### 183 III. SYSTEM MODELS

184 In this section, we present the hardware platform as well as  
 185 the task and reliability models used in our framework.

#### 186 A. Hardware Model

187 We consider on big–little type MPSoCs with  $n$  HP and  $m$   
 188 LP cores. We assume that both HP cores and LP cores support  
 189 DVFS and have multiple frequency levels [13], [15]. A core  
 190 dissipates static power when it is idle and consumes additional  
 191 active power when it performs operations [33]. Both active and  
 192 static power are related to the core’s frequency. Let the uti-  
 193 lization of a core in a given time interval  $|t|$  be  $u = (|t_a|/|t|)$ ,  
 194 where  $|t_a|$  is the amount of time that the core performs oper-  
 195 ations [33]. A core’s utilization is commonly used to estimate  
 196 real-time performance and soft-error reliability.

197 We consider two execution models of big–little MPSoCs  
 198 in this paper. In the first execution model, referred to as  
 199 Hetero-Paired model and represented by Nvidia’ TK1 [13]  
 200 and Samsung’s Exynos 5410 [14], HP cores and LP cores are  
 201 paired, and the paired HP core and LP core cannot be active  
 202 simultaneously. In the second execution model, referred to as  
 203 Homo-Grouped model and represented by Nvidia’s TX2 [15]  
 204 and NXP’s i.MX8 [16], all cores can work simultaneously,  
 205 but HP (LP) cores must execute at the same frequency. There  
 206 exist other execution models, where HP and LP cores can  
 207 run simultaneously with their own core frequencies, but such  
 208 models are not widely supported by MPSoCs.

#### 209 B. Task Model

210 We assume that MPSoCs execute independent periodic tasks  
 211 with soft deadlines, such as those found in multimedia and  
 212 communication applications. A task is associated with a tuple  
 213  $\tau_i = \{d_i, e_i^H, e_i^L\}$ , where  $d_i$  is the deadline, and  $e_i^H$  and  $e_i^L$   
 214 represent the worst-case execution time when running on an  
 215 HP core and LP core, respectively. Generally  $e_i^H \leq e_i^L$ . Since  
 216 all the jobs of the  $i$ th task have the same properties,  $\tau_i$  also  
 217 denotes the jobs of the  $i$ th task. Tasks on each core are sched-  
 218 uled according to a real-time scheduling policy, such as earliest  
 219 deadline first or rate monotonic scheduling [39]. In this paper,  
 220 we adopt a mapping approach, where tasks are assigned to  
 221 cores at design time to balance the workload of cores [40].  
 222 We guarantee the real-time constraint by ensuring that the  
 223 utilization of each core is lower than utilization bound for  
 224 schedulability [8], [41].

#### 225 C. Soft-Error Reliability

226 In this paper, we aim to maximize reliability in the  
 227 presence of soft errors caused by transient faults. The soft-error  
 228 reliability of a single core in a time interval is the probability

that soft errors occur during the time interval [26]

$$r(f, t) = e^{-\lambda(f) \times u \times |t|}. \quad (1)$$

The  $f$  is the core frequency,  $|t|$  is the length of time interval,  
 and  $u$  is the core’s utilization in this time interval.  $\lambda(f)$  is the  
 average fault rate depending on  $f$  [26]

$$\lambda(f) = \lambda_0 \times 10^{\frac{d(f_{\max}-f)}{f_{\max}-f_{\min}}}. \quad (2)$$

$\lambda_0$  is the average faults rate at highest core frequency.  $f_{\min}$   
 and  $f_{\max}$  are the minimum and maximum core frequency and  
 $d$  ( $d > 0$ ) is a hardware specific constant that indicates the  
 sensitivity of fault rates to frequency scaling. This model indi-  
 cates that improving core frequency is effective in improving  
 soft-error reliability.

For a big–little type MPSoC with  $n$  active HP cores and  
 $m$  active LP cores, the soft-error reliability in the  $i$ th time  
 interval,  $t_i$ , is

$$R(t_i) = \prod_{j=1}^n r_j^{\text{HP}}(f_j, t_i) \times \prod_{j=1}^m r_j^{\text{LP}}(f_j, t_i) \quad (3)$$

where  $r_j^{\text{HP}}(f_j, t_i)$  and  $r_j^{\text{LP}}(f_j, t_i)$  are the soft-error reliability of  
 the  $j$ th HP (LP) core in the time interval  $t_i$ . The aim of this  
 paper is to maximize soft-error reliability of the MPSoC in  
 each time interval.

#### 249 D. Lifetime Reliability

Lifetime reliability, which is typically measured by the  
 mean-time-to-failure (MTTF), is dependent on multiple wear-  
 out effects [23]. For the sake of simplicity, we consider  
 electromigration as the primary source of permanent faults  
 in this paper. Other device fault mechanisms can be incorpo-  
 rated using the sum-of-fault rate model [22], [24]. Since the  
 tasks are executed periodically, the temperature variance with  
 respect to time will be also periodical after the system stabi-  
 lization, so we assume the thermal profiles are same in each  
 task set’s hyperperiod,  $hp$ . Based on the thermal profile in a  
 hyperperiod, the MTTF can be calculated by

$$\text{MTTF} = |hp| \times \sum_{i=0}^{\infty} e^{-(i \times A)^\beta} \quad (4)$$

where  $|hp|$  is the length of the hyperperiod and  $\beta$  is the slope  
 parameter in the Weibull distribution [21].  $A$  is a temperature-  
 related parameter. If one hyperperiod can be divided by  $p$  time  
 intervals of the same length, and the operating temperature is  
 constant in each time interval, we calculate  $A$  as

$$A = \sum_{i=1}^p \frac{|t|}{\alpha(T_i)} \quad (5)$$

where  $|t|$  and  $T_i$  are the length of the time interval and the  
 temperature at the  $i$ th time interval, respectively.  $\alpha(T_i)$  relates  
 to the arrival rate of permanent faults and depends on the  
 hardware and temperature  $T_i$  [21].




Fig. 1. Power consumption of an HP (Denver) core and an LP (ARM) core under different utilization and frequency levels.

#### IV. EMPIRICAL STUDY: POWER CONSUMPTION OF CORES

In this section, we describe the big–little type MPSoCs consisting of HP and LP cores, especially explore their unique power features. We first observe that executing tasks on an LP core may consume more power and energy than executing on an HP core. We provide a measurement-based method to quantitatively compare the power and energy consumption of HP and LP cores. Based on this method and the measurement results, we establish a suitable task mapping and migration guideline to migrate tasks between cores and reduce a chip’s power consumption.

Whereas the primary goal of big–little MPSoCs is to reduce power consumption by executing a light workload on the LP cores, an LP core may consume more power than an HP core. To totally capture the power consumption behavior of big–little MPSoCs, we have conducted a series of measurement-based experiments. We measure the power consumption of the HP core and LP core<sup>2</sup> in Nvidia’s TX2 [15]. We use FLUKE AC/DC current clamp meters [43] and National Instruments USB-6216 data acquisition system [44] to acquire power consumption when cores execute at different core frequencies and at different utilizations.

To generally evaluate the power features of HP and LP cores, we propose a measurement-based method to quantitatively compare power consumption of HP and LP cores. This method measures and compares the power consumption of cores with different frequencies and utilizations, and the

<sup>2</sup>Note that TX2 is composed of ARM Cortex A57 cores geared for multithreading, and Nvidia’s Denver cores for high single-thread performance with dynamic code optimization [42]. In this measurement, we only consider single-thread applications for TX2, therefore the Denver core is an HP core and the ARM core is an LP core.

TABLE I  
TASK MAPPING AND MIGRATION GUIDELINE

Utilization	Core Frequency (in GHz)					
	1.881	1.574	1.267	0.960	0.652	0.345
100%	HP	-	-	LP	LP	LP
80%	-	-	LP	LP	LP	LP
60%	-	LP	LP	LP	LP	LP
40%	-	LP	LP	LP	LP	LP
20%	LP	LP	LP	LP	LP	LP

comparison results can guide the mapping of tasks. A low utilization means that the workload is light, a core consumes less active power, and the leakage power may be dominated. In order to maintain the core’s utilization at a specific level, we develop a feedback-based tool which can maintain the core’s utilization at a specific value.

The measured power consumptions are illustrated in Fig. 1. The results show that for any core frequency, both HP and LP cores have a higher power consumption with a heavier workload. However, LP cores are not always power efficient. The LP core consumes less power than the HP core only when the core frequency is low and the workload is light. For other platforms, such as Nvidia’s TK1 [13], we have similar observations that the LP core has a lower power than the HP core only when the utilization and core frequency are low [27]. One possible reason to explain this phenomenon is that the HP and LP core have different microarchitectures, such as on TX2. Meanwhile, although HP and LP cores on TK1 have the same microarchitecture, the transistors in the HP core and LP core have different threshold voltages. The LP core consumes low leakage power but requires high voltage to operate at high frequencies. On the contrary, the HP core can work at high frequency with a low voltage. The measurement results reveal that in order to reduce power consumption of MPSoCs, we should keep the workload light in the LP cores, and it is necessary to migrate tasks between HP and LP cores if cores’ utilizations vary at run time.

Based on the data collected from our extensive experiments, we can establish a suitable task mapping and migration guideline guiding the selection of cores for executing workload to balance the power consumption and performance. This guideline indicates that whether the LP core or the HP core consumes less power for each given core frequency and core utilization. With this guideline, we should map and migrate tasks to the core consuming less power. As an example, Table I presents the guideline for Nvidia TX2. In this table, “HP” (“LP”) indicates the HP (LP) core is more power efficient with the corresponding core frequency and utilization, so the workload should be executing on an HP (LP) core. Note that due to small variations in ambient temperature, as well as chip operating voltage and current, the power consumption may vary slightly even for exactly the same workload. Therefore, it is insufficient to conclude that a core always consumes less power when its measured power is lower than that of another core by a small amount. We treat two measured power values as the same if their difference is smaller than 0.1 W, which is the resolution of our sensors. In Table I, “–” indicates that the difference in power consumption of an HP core and an LP core is smaller than this threshold. In this case, workload can run either on an HP core or an LP core.

In this paper to dynamically improve reliability, we will use this guideline to migrate tasks between HP and LP cores at run time to guarantee tasks are always executed on the most power efficient cores. This task migration reducing power consumption and temperature allows the cores to execute at a high core frequency and achieves a high soft-error reliability.

## V. PROBLEM FORMULATION AND FRAMEWORK OVERVIEW

In this section, we first formulate the problem addressed in this paper and then describe our solution DRIF at high level.

### A. Problem Formulation

The problem that we aim to solve is motivated by applications, such as in-vehicle infotainment systems. For such systems, tasks are expected to complete before their deadlines, and both lifetime and soft-error reliability are critical to guarantee the safety of human drivers and passengers [29]. At the same time, the infotainment and other in-vehicle computational subsystems should be power efficient especially for electric vehicles [45]. Furthermore, the workload in these systems can vary significantly at run time due to variations in input data and the environment.

Before formulating the problem, we first introduce two definitions.

*Definition 1:* A sampling window (SW) is defined as a time interval during which the temperature is constant.

*Definition 2:* A profiling window (PW) is composed of multiple equal-length SWs.

We determine the core frequencies and cores’ workloads for each SW, and the PW is used to estimate lifetime reliability. The soft-error reliability, frequency, utilization, and operating temperature of the  $j$ th HP (LP) core at the  $i$ th SW are denoted by  $r(\text{SW}_i, \text{HP}_j)$  ( $r(\text{SW}_i, \text{LP}_j)$ ),  $f(\text{SW}_i, \text{HP}_j)$  ( $f(\text{SW}_i, \text{LP}_j)$ ),  $u(\text{SW}_i, \text{HP}_j)$  ( $u(\text{SW}_i, \text{LP}_j)$ ), and  $T(\text{SW}_i, \text{HP}_j)$  ( $T(\text{SW}_i, \text{LP}_j)$ ).

Assume that a PW is composed of  $p$  SWs and the MPSoC has  $n$  HP cores and  $m$  LP cores.<sup>3</sup> Our objective is to maximize the system-level soft-error reliability in each PW

$$R = \prod_{i=1}^p \left( \prod_{j=1}^n r(\text{SW}_i, \text{HP}_j) \times \prod_{j=1}^m r(\text{SW}_i, \text{LP}_j) \right) \quad (6)$$

$$\left\{ \begin{array}{l} T(\text{SW}_i, \text{HP}_j) \leq T_{\text{th}}, \forall \text{SW}_i, \forall \text{HP}_j \end{array} \right. \quad (7)$$

$$\left\{ \begin{array}{l} T(\text{SW}_i, \text{LP}_j) \leq T_{\text{th}}, \forall \text{SW}_i, \forall \text{LP}_j \end{array} \right. \quad (8)$$

$$\text{s.t.} \left\{ \begin{array}{l} u(\text{SW}_i, \text{HP}_j) \leq u_{\text{th}}, \forall \text{SW}_i, \forall \text{HP}_j \end{array} \right. \quad (9)$$

$$\left\{ \begin{array}{l} u(\text{SW}_i, \text{LP}_j) \leq u_{\text{th}}, \forall \text{SW}_i, \forall \text{LP}_j \end{array} \right. \quad (10)$$

$$\left\{ \begin{array}{l} \text{MTTF}(\text{TP}(\text{PW})) \geq \text{MTTF}_{\text{th}}. \end{array} \right. \quad (11)$$

The first two constraints require the temperature of both HP and LP cores are less than the thresholds  $T_{\text{th}}$  in any SW. Note that this temperature constraint also limits the power consumption of the system. The third and fourth constraints capture the real-time requirement, where  $u_{\text{th}}$  is the upper bound on utilization to satisfy schedulability. The last constraint requires

the MTTF resulting from the thermal profile,  $\text{TP}(\text{PW})$ , to be not less than a threshold  $\text{MTTF}_{\text{th}}$ . For soft real-time systems, temporarily violating the real-time and lifetime reliability constraints is acceptable, but the temperature constraint must be satisfied to avoid thermal throttling.

Different execution models of big-little type MPSoCs introduce different execution related constraints. For the Hetero-Paired execution model, the paired HP core and LP core cannot work simultaneously. If the  $j$ th HP core is paired with the  $j$ th LP core, one of them must be idle, i.e.,

$$f(\text{SW}_i, \text{HP}_j) \times f(\text{SW}_i, \text{LP}_j) = 0. \quad (12)$$

We assume that a core whose frequency is 0 is powered-off. For the Homo-Grouped execution model, all HP (LP) cores should have the same core frequency, i.e.,

$$\begin{cases} f(\text{SW}_i, \text{HP}_j) = f(\text{SW}_i, \text{HP}_{j+1}), \forall j \\ f(\text{SW}_i, \text{LP}_j) = f(\text{SW}_i, \text{LP}_{j+1}), \forall j. \end{cases} \quad (13) \quad (14)$$

Our framework is applicable to both execution models and dynamically improves the soft-error reliability under the temperature, real-time, and lifetime reliability constraints in each PW.

In order to solve the formulated problem, there are two main challenges that we need to overcome: 1) since the history (i.e., tasks’ execution times) does not always reflect the future, it is possible for the constraints to be violated when using history-based predictions and 2) a highly efficient algorithm is needed to avoid excessive overhead. We address these challenges by proposing an online framework to: 1) obtain system runtime status and 2) dynamically migrate tasks between cores, power off idle cores, and determine core frequencies based on the system status in history.

### B. Overview of Reliability Improvement Framework

As stated earlier in this paper, to better respond to workload and environmental changes that are unavoidable in real-time embedded systems, we aim to develop an online approach to solve the problem defined in (6)–(11) by taking into consideration of execution models given in (12) or (13)–(14). The basic idea of our framework, DRIF, is to incrementally solve the optimization problem by using the history of system states in the previous PW. The system state includes which cores are active and each active core’s frequency, operating temperature, and utilization. Note that our method can be easily applied to any arbitrary history window size. DRIF consists of three main components: a schedule generator (SG), which is triggered at the beginning of each PW, a schedule executor (SE), which is triggered at the beginning of each SW, and a state collector (SC), which collects the system state in each SW (see Fig. 2).

DRIF works as follows. In each SW, SC collects and saves the system state. At the end of each PW, the system state during this PW is sent to SG. Based on the state information, SG then generates a solution, called schedule, which specifies cores’ workloads and frequencies for each SW in the next PW (see Section VII-A). The migration guideline given in Table I is used by SG to migrate tasks between cores to achieve a lower power consumption as well as operating temperature. In order to reduce the computational cost, SG relies

<sup>3</sup> $m$  is equal to  $n$  for MPSoCs with Homo-Grouped execution model.



**Algorithm 1** SG for Homo-Grouped MPSoCs

---

```

1:  $hf$  ( $lf$ ): the cores with high (low) core frequencies
2:  $l(lf, SW_i)$ : frequency level of  $lf$  cores at sampling window  $SW_i$ 
3:  $TP_j$ : thermal profile in the  $q^{th}$  profiling window
4: procedure GENERATORHOG( $Sc(PW_j)$ ,  $St(PW_j)$ )
5:   if  $MTTF(TP_j) < MTTF_{th}$  then
6:     for each sampling window  $SW_i$  do
7:       if  $u(l(hf, SW_i) - 1) < u_{th}$  then
8:          $l(hf, SW_i) = l(hf, SW_i) - 1$ 
9:       else if  $u(l(lf, SW_i) - 1) < u_{th}$  then
10:         $l(lf, SW_i) = l(lf, SW_i) - 1$ 
11:       end if
12:     end for
13:   else
14:     for each sampling window  $SW_i$  do
15:       if  $T(l(lf, SW_i) + 1) < T_{th}$  then
16:         $l(H, SW_i) = l(H, SW_i) + 1$ 
17:       end if
18:     end for
19:   end if
20:   for each sampling window  $SW_i$  do
21:      $Sc^*(SW_i) \leftarrow$  migrate workload based on TABLE I
22:   end for
23:    $Sc(PW_{j+1}) \leftarrow \{Sc^*(SW_1), \dots, Sc^*(SW_p)\}$ 
24: end procedure

```

---

## 536 A. Schedule Generator

537 The goal of SG is to generate a schedule, i.e., each core's  
538 workload and frequency, for the next PW based on the system  
539 status in the current PW. Although it is possible to use an  
540 optimization solver to generate an optimal schedule for the  
541 problem defined in (6)–(11), such a solver would be too time  
542 consuming for online use. Instead, we design a computational  
543 effective heuristic migrating tasks and dynamically scaling  
544 core frequencies.

545 As pointed out earlier, we assume that the workload has  
546 already been mapped and the workload is balanced between  
547 cores. Considering the runtime variations of workload, SG  
548 determines the frequencies of all cores to maximize soft-error  
549 reliability and meet all constraints in (7)–(11) by consider-  
550 ing the execution models of big-little MPSoCs given in (12)  
551 or (13), (14).

552 Before we present the algorithm in SG, we first introduce  
553 some concepts. System state,  $St(PW_j)$ , denotes the state in the  
554 PW  $PW_j$ , which includes the utilization, frequency, and oper-  
555 ating temperature of each core in the SWs of  $PW_j$ .  $St(SW_i)$ ,  
556 a subset of  $St(PW_j)$ , represents the state in the SW  $SW_i$ .  
557 System schedule,  $Sc(PW_j)$ , specifies each core's workload and  
558 frequency in all SWs in  $PW_j$ . Similarly,  $Sc(SW_i)$  represents  
559 schedule in the SW  $SW_i$ .

560 SG is invoked at the end of each PW and takes  $St(PW_j)$   
561 and  $Sc(PW_j)$  as inputs. SG generates a schedule for Homo-  
562 Grouped MPSoCs (in Algorithm 1) or for Hetero-Paired  
563 MPSoCs (in Algorithm 2), respectively. We provide the details  
564 to generate a schedule for Homo-Grouped MPSoCs first. The  
565 idea is that we check whether the lifetime reliability constraint  
566 is satisfied, and try to increase core frequencies if the lifetime  
567 reliability is larger than its constraint, otherwise, reduce core  
568 frequencies (in lines 5–19). Since all HP (LP) cores run at  
569 the same core frequency, we use  $hl$  ( $lf$ ) to represent cores

**Algorithm 2** SG for Hetero-Paired MPSoCs

---

```

1:  $\rho_k$ : the  $k^{th}$  active core
2:  $l(\rho_k, SW_i)$ : HP's frequency level at sampling window  $SW_i$ 
3:  $TP_j$ : thermal profile in the  $q^{th}$  profiling window
4: procedure GENERATORHEP( $Sc(PW_j)$ ,  $St(PW_j)$ )
5:   if  $MTTF(TP_j) < MTTF_{th}$  then
6:     for each sampling window  $SW_i$  do
7:       Sort core with their core frequencies
8:       for  $\rho_k$  (starting form the core with high frequency)
9:         if  $u(l(\rho_k, SW_i) - 1) < u_{th}$  then
10:           $l(\rho_k, SW_i) = l(\rho_k, SW_i) - 1$ 
11:          break
12:        end if
13:      end for
14:     end for
15:   else
16:     for each sampling window  $SW_i$  do
17:       Sort core with their core frequencies
18:       for  $\rho_k$  (starting form the core with low frequency) do
19:         if  $T(l(\rho_k, SW_i) + 1) < T_{th}$  then
20:           $l(\rho_k, SW_i) = l(\rho_k, SW_i) + 1$ 
21:          break
22:        end if
23:      end for
24:     end for
25:   end if
26:   for each sampling window  $SW_i$  do
27:      $Sc^*(SW_i) \leftarrow$  migrate workload based on TABLE I
28:   end for
29:    $Sc(PW_{j+1}) \leftarrow \{Sc^*(SW_1), \dots, Sc^*(SW_p)\}$ 
30: end procedure

```

---

running at high (low) core frequencies. For each SW, if the  
570 system status in the previous PW,  $St(PW_j)$ , violates the life-  
571 time reliability constraint, SG reduces the core frequencies of  
572 cores running at high frequency if doing so does not vio-  
573 late the real-time constraint (in lines 7 and 8). Otherwise,  
574 reduce the core frequencies of cores with low core frequency  
575 if not violate the real-time constraint (in lines 9 and 10).  
576 Meanwhile, if  $St(PW_j)$  meets the lifetime reliability constraint,  
577 SG increases frequencies for cores with low core frequency  
578 to improve soft-error reliability under the temperature con-  
579 straint (in lines 14–18). After determining core frequencies,  
580 SG migrates tasks between cores to reduce the power con-  
581 sumption and temperature (in lines 20–22). We provide the  
582 details of task migration in Algorithm 3. After determining  
583 core frequencies and migrating tasks between cores, the sched-  
584 ule for the next PW,  $Sc(PW_{j+1})$ , is generated (in line 23). The  
585 computational complexity to determine the core frequencies  
586 for Homo-Grouped MPSoCs is  $O(p)$ , where  $p$  is the number  
587 of SWs in a PW.  
588

589 SG generates a schedule for Hetero-Paired MPSoCs in  
590 Algorithm 2. If the system status in the previous PW,  $St(PW_j)$ ,  
591 violates the lifetime reliability constraint, SG tries to reduce  
592 the core frequency for the core which executes at the highest  
593 frequency if doing so does not violate the real-time constraint  
594 (in lines 6–14). On the contrary, if  $St(PW_j)$  satisfies the life-  
595 time reliability constraint, SG increases the core frequency  
596 of cores with low core frequency under the temperature con-  
597 straint (in lines 16–24). Similar to Homo-Grouped MPSoCs,  
598

**Algorithm 3** Migrate Workload

---

```

1:  $Ty(\rho_j)$ : the type of  $\rho_j$ , its HP or LP
2:  $u(\rho_j, SW_i)$ :  $\rho_j$ 's utilization at  $SW_i$ 
3:  $u(\rho_j, W)$ :  $\rho_j$ 's utilization if executing workload  $W$ 
4:  $e_k^{\rho_p}$ : the execution time of task  $\tau_k$  on core  $\rho_p$ 
5: procedure MIGRATE( $Sc(SW_i)$ ,  $St(SW_i)$ , TABLE I)
6:   if Homo-Grouped MPSoCs then
7:     for each core  $\rho_j$  do
8:        $\tau_k$ : the task on  $\rho_j$  with shortest execution time
9:        $\rho_p$ : the lowest utilization core at different type of  $\rho_j$ 
10:      Search TABLE I with  $u(\rho_j, SW_i)$  and  $f(\rho_j, SW_i)$ 
11:       $T \leftarrow$  the type of the most power efficient core
12:      while  $Ty(\rho_j) \neq T$  do
13:        if  $u(\rho_p) + \frac{e_k^{\rho_p}}{d_k} < u_{th}$  then
14:          Migrate  $\tau_k$  to core  $\rho_p$ 
15:        end if
16:         $T \leftarrow$  search TABLE I
17:      end while
18:    end for
19:  end if
20:  if Hetero-Paired MPSoCs then
21:    for each active core  $\rho_j$  do
22:       $T \leftarrow$  search TABLE I with  $u(\rho_j)$  and  $f(\rho_j)$ 
23:       $W$ : the workload on  $\rho_j$ 
24:       $\rho_p$ :  $\rho_j$ 's paired core
25:      if  $Ty(\rho_j) \neq T$  and  $u(W, \rho_p) < u_{th}$  then
26:        Migrate all workload to  $\rho_p$  paired core
27:      end if
28:    end for
29:  end if
30:  for each core  $\rho_j$  do
31:    if  $\rho_j$ 's workload is empty then
32:      Power off  $\rho_j$ 
33:    end if
34:  end for
35: end procedure

```

---

598 SG migrates tasks (in lines 26–28) and finally generates a new  
599 schedule  $Sc(PW_{j+1})$  (in line 29). The computational complex-  
600 ity of Algorithm 2 is  $O(p \times (n + m) \times \log(n + m))$ , where  $p$   
601 is the number of SWs in a PW, and  $n$  and  $m$  are the number  
602 of HP cores and LP cores, respectively.

603 We provide the details on how to migrate tasks and select  
604 power efficient cores to execute tasks are in Algorithm 3. This  
605 task migration algorithm is called by Algorithms 1 and 2 at  
606 each SW, and its inputs are the migration guideline given  
607 in Table I, the system status, and schedule at each SW. The  
608 key idea is that we search the migration guideline with each  
609 core's utilization and frequency, and migrate tasks based on  
610 the search results. For the Homo-Grouped MPSoCs, for a core,  
611  $\rho_j$ , if the migration guideline indicates we should tune  $\rho_j$ 's  
612 utilization to save power, we migrate the task with shortest  
613 execution to an LP or HP core (in lines 6–19). We iteratively  
614 migrate tasks between cores until the results of search  
615 migration guideline match the types of all cores. For the  
616 Hetero-Paired MPSoCs, the paired HP and LP cores work  
617 exclusively. Hence, if tasks are ready optimally mapped to  
618 each pair initially, we only need to select the HP or LP  
619 core to use for each pair. If the searching results from the  
620 task migration guideline do not match the type of the active  
621 core  $\rho_j$ , migrate all tasks on  $\rho_j$  to its paired core if doing so

does not violate the real-time constraint (in lines 20–29). For  
both Homo-Grouped and Hetero-Paired MPSoCs, if a core's  
workload is empty, power off this core to save energy (in  
lines 30–34). For the Homo-Grouped MPSoCs, the computa-  
tional complexity of Algorithm 3 is  $O(\wp \times (m + n))$ , where  
 $\wp$ ,  $m$ ,  $n$  are the number of tasks, HP cores, and LP cores,  
respectively. For Hetero-Paired MPSoCs, the complexity is  
 $O(m + n)$ .

**B. Schedule Executor**

The SE, determines the active cores' frequencies at the  
beginning of each SW. A straightforward approach is to sim-  
ply follow the schedule generated by SG. However, since the  
schedule  $Sc(PW_{j+1})$  is generated based on the system status  
 $St(PW_j)$ , but the utilization in the PW  $PW_j$  can be different  
from that in the  $PW_{j+1}$ ,  $Sc(PW_{j+1})$  may actually violate some  
or all of the constraints during run time. For soft real-time  
systems, it is acceptable to temporarily violate the real-time  
and lifetime reliability constraints in (9)–(11) as they can be  
compensated in the next PW. However, violating the temper-  
ature constraint may either cause timing faults or unexpected  
throttling. Therefore, SE should be designed to avoid the  
occurrence of such a case.

SE adjusts core frequency for each core. At the beginning of  
each SW, SE receives the initial temperatures from SC, which  
is the temperature of the previous SW, and gets the cores'  
frequencies from  $Sc(PW_{j+1})$ . We can statically design a table  
that for all possible initial temperatures and core frequencies.  
This table indicates the worst-case temperature in an SW by  
assuming the core utilization is 100%. SE checks whether the  
worst-case temperature can remain below the thermal thresh-  
old. If not, we reduce the core frequency one level lower than  
that specified in the schedule  $Sc(PW_{j+1})$ . Since we establish  
such a table statically, the computational complexity of SE  
is  $O(1)$ .

**VIII. EXPERIMENTAL SETUP**

To evaluate the proposed DRIF, we conducted experiments  
to compare with two representative approaches. In this section,  
we present the platforms, workloads, and the frameworks used  
for comparison in our experiments.

**A. Comparison Targets**

We compared the performance of DRIF to two representa-  
tive frameworks. The multiobjective optimization of system  
reliability (MOO) finds the Pareto-optimization of soft-error  
reliability and lifetime reliability by using a genetic algo-  
rithm [24]. Since the genetic algorithm-based solver is too  
costly to be used at runtime, core frequencies are determined  
offline and cannot be changed online. In order to evaluate the  
benefits of migrating tasks between cores, we compare DRIF  
with a framework, called simplified DRIF (S-DRIF), which  
scales core frequencies as in DRIF, but does not migrate tasks  
between cores.

Three metrics are considered in the comparison. The prob-  
ability of failures (PoF) due to soft errors quantifies the  
soft-error reliability. The PoF is defined as  $1 - R$ , where  $R$



TABLE II  
TASKS’ EXECUTION TIMES ON TK1

Tasks	Execution time	
	HP ARM Core	LP ARM Core
qsort	145 ms	145 ms
blowfish	150 ms	152 ms
crc32	195 ms	196 ms

676 is the system-level soft-error reliability. An approach achiev-  
 677 ing a lower PoF is the same as achieving a higher soft-error  
 678 reliability. We used the percentage of feasible solutions for  
 679 real-time constraint (FS-RT) to describe the capability of sat-  
 680 isfying real-time constraint. In experiments, the jobs of each  
 681 task are periodically released. We checked which job meet-  
 682 ing its deadline and the percentage of FS-RT is quantified as  
 683 the ratio of the number of jobs meeting its deadline over the  
 684 total number of all jobs. Similarly, the percentage of feasible  
 685 solution for lifetime reliability (FS-LTR) constraint describes  
 686 the capability of satisfying lifetime reliability. In experiments,  
 687 we utilized LTR-Checker to check whether the lifetime reli-  
 688 ability is satisfied at each PW. The percentage of FS-LTR is  
 689 quantified as the ratio of the number of PWs achieving a higher  
 690 lifetime reliability than the lifetime reliability constraint over  
 691 the total number of PWs.

### 692 B. Experimental Platforms

693 The experiments are conducted on two boards containing  
 694 Nvidia’s TK1 [13] and TX2 [15] chip, respectively. The TK1  
 695 chip provides four HP cores and one LP core, but the HP cores  
 696 and the LP core cannot work simultaneously. Hence, the TK1  
 697 chip is a Hetero-Paired type MPSoC, and it only provides one  
 698 HP-LP core pair. In our experiments, the workload for TK1  
 699 is designed to be light enough to fit on one HP or LP core.  
 700 The TX2 chip includes two HP cores (with Nvidia’s Denver  
 701 microarchitecture [42]) and four LP cores (with ARM Cortex  
 702 A57 microarchitecture). Hence, TX2 chip is a Homo-Grouped  
 703 type MPSoC. Note that we only consider single-thread tasks,  
 704 so the Denver core has a better performance than the ARM  
 705 core [42].

706 We obtained the chip’s operating temperature by reading  
 707 their integrated thermal sensors. Note that although TK1 and  
 708 TX2 only report one CPU temperature, it is enough to show  
 709 that DRIF can achieve a lower temperature and guarantee the  
 710 temperature constraint. For both HP and LP cores in TK1,  
 711 we use the core frequencies 1.092 GHz, 0.96 GHz, 0.828 GHz,  
 712 0.696 GHz, and 0.564 GHz. For TX2, we select the core  
 713 frequencies 1.881 GHz, 1.574 GHz, 1.267 GHz, 0.960 GHz,  
 714 0.652 GHz, and 0.345 GHz.

### 715 C. Workloads

716 We now discuss the tasks set for experiments on TK1 and  
 717 TX2. Considering the low performance of cores in TK1, we  
 718 chose three tasks from Mibench benchmark suite [30] and  
 719 measured their execution times when the core’s frequency is  
 720 1.092 GHz (see Table II). TK1 only provides one 1 HP-LP  
 721 core pair, so tasks execute either on the HP core or the LP  
 722 core. For experiments on TX2, we used two ARM cores and  
 723 one Denver core to execute eight tasks from Mibench [30]. We

TABLE III  
TASKS’ EXECUTION TIMES ON TX2

Tasks	Execution time	
	Denver Core	ARM Core
cjpeg	24 ms	33 ms
qsort	49 ms	69 ms
dijkstra	47 ms	64 ms
blowfish	26 ms	52 ms
susan	52 ms	78 ms
stringsearch	2 ms	3 ms
crc32	30 ms	75 ms
patricia	12 ms	16 ms

TABLE IV  
TASK ALLOCATION FOR TX2

Tasks	Mapping to
cjpeg	ARM Core 0
qsort	ARM Core 0
dijkstra	ARM Core 1
blowfish	ARM Core 1
susan	Denver Core 0
stringsearch	Denver Core 0
crc32	Denver Core 0
patricia	Denver Core 0

724 first measured the execution times of the tasks on an ARM and  
 725 Denver core with the highest core frequency (see Table III).  
 726 Based on the measurements, we mapped these tasks to ARM  
 727 and Denver cores and balanced the workloads of cores (see  
 728 Table IV). Note that although TX2 provides four ARM cores  
 729 and two Denver cores, we only used one Denver core and two  
 730 ARM cores because the workload is light. If allocating the  
 731 selected tasks to three ARM cores and/or two Denver cores,  
 732 the workload of each core is such light that a core can always  
 733 execute at the highest frequency. Meanwhile, we aim at inde-  
 734 pendent tasks and the soft-error reliability achieved by DRIF  
 735 is related to a cores utilization but independent to the number  
 736 of cores. Hence, executing tasks on two ARM cores and one  
 737 Denver core is sufficient to validate the capability of DRIF in  
 738 improving soft-error reliability.

739 We designed two task groups. In the first group, tasks are  
 740 frame-based and share the same period and deadline. For  
 741 experiments on TX2, tasks’ periods and deadlines are 150,  
 742 200, 250, and 300 ms, and for experiments on TK1, they are  
 743 700, 800, 900, and 1000 ms. In the second group, a task’s  
 744 deadline and period are set to be the same but random in the  
 745 ranges between 150–200 ms, 200–250 ms, 250–300 ms for  
 746 TX2, and for TK1, the ranges are 700–800 ms, 800–900 ms,  
 747 and 900–1000 ms. We used the deadline-monotonic schedul-  
 748 ing policy to schedule tasks, where a task with shorter deadline  
 749 is assigned a higher priority and executed earlier [39]. Also,  
 750 change from tasks to jobs to be consistent. Such setups ensure  
 751 that tasks are schedulable, and represent multiple workloads  
 752 ranging from heavy to light.

## 753 IX. EXPERIMENTAL RESULTS

754 In this section, we examine the performance of the proposed  
 755 DRIF compared to the S-DRIF and MOO.

### 756 A. Experiments on TK1 Chip

757 We first validated our approach on a TK1 chip with Hetero-  
 758 Paired execution model. We compared the proposed DRIF




Fig. 3. PoFs due to soft errors and percentage of feasible solutions for a frame-based task set running on TK1.




Fig. 4. PoFs due to soft errors and percentage of feasible solutions for a general periodic task set running on TK1.

with MOO and S-DRIF to determine whether DRIF can improve soft-error reliability without violating temperature, real-time, and lifetime reliability constraints.

Fig. 3 shows the experimental results when tasks are frame-based. DRIF and S-DRIF have similar performance when the workload is heavy, but DRIF achieves a lower PoF than MOO and S-DRIF in all the cases. The PoF of DRIF is 97.89%, 95.64%, 37.9%, and 18.89% of S-DRIF when the period is 700, 800, 900, and 1000 ms, respectively. This reduced PoF guarantees the system can work without soft errors at least 2 min more than S-DRIF, and up to 10h. Meanwhile, since our task migration considers the real-time and lifetime reliability constraints, the percentages of FS-RT and FS-LTR of DRIF, S-DRIF and MOO are close, especially when the workload is light. For the soft-error reliability, the PoF of DRIF is only 29.18%, 51.21%, 16.29%, and 15.04% of MOO. It means that the system can work successfully without soft errors 1.1, 0.4, 12.7, and 100.8h more than MOO, respectively.

We extended the experiment to validate DRIF for a general periodic task set, where tasks' periods and deadlines are equal but randomly generated in different ranges (see Fig. 4). The average PoF of DRIF is 81% of S-DRIF and 51% of MOO, which translates to DRIF allowing the system to successfully




Fig. 5. PoFs due to soft errors and percentage of feasible solutions for a frame-based task set running on TX2.

work for 17 min more than S-DRIF on average, and 63 min more than MOO on average. Comparing to the results in Fig. 3, DRIF provides less benefits when tasks have different periods. The reason is that the workload in each SW varies dramatically, and DRIF guarantees the lifetime reliability constraint with a low core frequencies, which limits the performance in improving soft-error reliability. However, DRIF is still a better approach than S-DRIF and MOO, and achieves a lower PoF.

We measured the time and power consumption of DRIF on an ARM core. DRIF consumes less than 1 ms to complete and we cannot observe power changes when operating DRIF because the resolution of our power measurement tool is about 0.1 W. Based on these measurements, we claim that the time and power consumption of DRIF on TK1 can be ignored.

We also compared DRIF with a brute force search-based approach which finds the optimal solution at each SW. This approach, although can guarantee the highest soft-error reliability at each SW, is computation intensive and cannot be used at the runtime. The execution time of this approach is about 30 s if running on the TK1's HP core. Compared to this approach, the computation time of DRIF is less than 1 ms even if one PW has 100 SWs. Since both approaches determine core frequencies for each PW, which is typically in minutes, the brute force search may not be a good choice to use at runtime.

Although the brute force search-based approach can find optimal solutions at each SW, it is too computational complicated to apply at runtime. On the contrary, DRIF determines the core frequencies at each PW by tuning the operating core frequencies one level at one time. Our experiments show that DRIF can find the best solution starting from the fifth PW. Since the length of a PW is in minutes, not finding the best solution in the first five PWs (less than 10 min) has negligible effect on lifetime reliability and soft-error reliability.

## B. Experiments on TX2 Chip

We conducted experiments on TX2 chip to evaluate the performance of DRIF in the platform with Homo-Grouped execution model. On this platform, DRIF scales core frequencies and migrates tasks to increase soft-error




Fig. 6. PoFs due to soft errors and percentage of feasible solutions for a general periodic task set running on TX2.

reliability under temperature, real-time and lifetime reliability constraints.

Similar to the experiments on TK1, we validated DRIF for: 1) a frame-based task set (see Fig. 5) and 2) a general periodic task set (see Fig. 6). For the frame-based task set, the PoF of DRIF is 47.25%, 81.95%, 0.1%, and 0.003% of S-DRIF when the period is 150, 200, 250, and 300 ms, respectively. This low PoF guarantees the system can successfully work 158h more than S-DRIF on average and up to 24 days. Thanks to the dynamic task migration, DRIF dynamically selects the most appropriate cores to execute tasks. DRIF can also dynamically power off any idle cores to reduce power consumption and allow active cores running at high core frequency. Hence, the benefits of DRIF are clearer than the experiments on TK1 in Fig. 3. Comparing to MOO, DRIF achieves a lower PoF in all cases, and leads to a system that can successfully work about 6.6 days more than MOO on average and up to 26 days. In terms of satisfying real-time and lifetime reliability constraints, both DRIF and S-DRIF achieve a similar percentage of FS-RT and FS-LTR to MOO especially when the workload is light.

Fig. 6 shows the performance of DRIF when the workload is a general periodic task set. The PoF of DRIF is about 98%, 86%, and 0.001% of S-DRIF when periods of tasks in ranges 150–200 ms, 200–250 ms, and 250–300 ms, respectively. It means that DRIF guarantees the system successfully work without soft errors 7.6 days more than S-DRIF on average, and up to 22.8 days. Meanwhile, the soft-error reliability improvement of DRIF over MOO is similar to that over S-DRIF. Comparing to MOO, DRIF increases the system’s successful execution time about 7.6 days on average, and up to 22.8 days. Finally, the execution time of DRIF is less than 1 ms either on the ARM core or the Denver core. The power consumption of DRIF on TX2, similar as on TK1, is also too small to be observed. In summary, the above experiments confirm that our approach DRIF has a better performance in improving soft-error reliability in all cases, especially when the workload is light.

## X. CONCLUSION

Focusing on two execution models of big–little type MPSoCs, we proposed a DRIF to maximize soft-error reliability under temperature, real-time, and lifetime reliability constraints. We designed a computational efficient tool to check whether the lifetime reliability caused by a thermal profile is larger than a prespecified constraint. In order to reduce power consumption, we empirically studied the power features of the HP and LP cores and established a task migration guideline to indicate the most appropriate and power efficient core to execute tasks. Based on these contributions, our framework dynamically migrates tasks between cores and adjusts the core frequencies to satisfy all constraints. The results on chips supporting different execution models show that our approach is effective in increasing soft-error reliability under constraints compared to other representative approaches. As future work, we plan to extend our approach to more general task models and consider MPSoCs with GPU.

## REFERENCES


- W. Wolf, A. Jerraya, and G. Martin, “Multiprocessor system-on-chip (MPSoC) technology,” *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 10, pp. 550–561, Oct. 2008.
- ARM. *Big.LITTLE Technology: The Future of Mobile*. [Online]. Available: [https://www.arm.com/files/pdf/big\\_LITTLE\\_Technology\\_the\\_Futue\\_of\\_Mobile.pdf](https://www.arm.com/files/pdf/big_LITTLE_Technology_the_Futue_of_Mobile.pdf)
- Nvidia. *Variable SMP (4-Plus-1) a Multi-Core CPU Architecture for Low Power and High Performance*. [Online]. Available: [https://www.nvidia.com/content/PDF/tegra\\_white\\_papers](https://www.nvidia.com/content/PDF/tegra_white_papers)
- A. S. Hartman, D. E. Thomas, and B. H. Meyer, “A case for lifetime-aware task mapping in embedded chip multiprocessors,” in *Proc. Int. Conf. Hardw. Softw. Codesign Syst. Synth.*, Oct. 2010, pp. 145–154.
- T. Chantem, X. S. Hu, and R. P. Dick, “Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 10, pp. 1884–1897, Oct. 2011.
- L. Huang, F. Yuan, and Q. Xu, “On task allocation and scheduling for lifetime extension of platform-based MPSoC designs,” *IEEE Trans. Parallel Distrib. Syst.*, vol. 22, no. 12, pp. 789–800, Dec. 2011.
- A. Das et al., “Reinforcement learning-based inter- and intra-application thermal optimization for lifetime improvement of multicore systems,” in *Proc. Design Autom. Conf.*, Jun. 2014, pp. 1–6.
- Y. Ma, T. Chantem, R. P. Dick, and X. S. Hu, “Improving system-level lifetime reliability of multicore soft real-time systems,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 6, pp. 1895–1905, Jun. 2017.
- G. Liu, J. Park, and D. Marculescu, “Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems,” in *Proc. Int. Conf. Comput. Design*, Oct. 2013, pp. 54–61.
- A. Annamalai, R. Rodrigues, I. Koren, and S. Kundu, “An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs,” in *Proc. Int. Conf. Parallel Archit. Compilation Techn.*, Oct. 2013, pp. 63–72.
- A. Carroll and G. Heiser, “Unifying DVFS and offlining in mobile multicores,” in *Proc. Int. Conf. Real Time Embedded Technol. Appl. Symp.*, Apr. 2014, pp. 287–296.
- G. Singla, G. Kaur, A. K. Unver, and U. Y. Ogras, “Predictive dynamic thermal and power management for heterogeneous mobile platforms,” in *Proc. Design Autom. Test Europe*, Mar. 2015, pp. 1–6.
- Nvidia. (2018). *Technical Brief of NVIDIA Jetson TK1 Development Kit*. Accessed: Oct. 2018. [Online]. Available: <http://developer.download.nvidia.com>
- Samsung. (2018). *Samsung Exynos 5 Octa (5410) Mobile Processor*. Accessed: Oct. 2018. [Online]. Available: [http://www.samsung.com/semiconductor/minisite/Exynos/Solution/MobileProcessor/Exynos\\_5\\_Octa\\_5410.html](http://www.samsung.com/semiconductor/minisite/Exynos/Solution/MobileProcessor/Exynos_5_Octa_5410.html)
- Nvidia. (2018). *Jetson Tegra X2*. Accessed: Oct. 2018. [Online]. Available: <https://developer.nvidia.com/embedded/buy/jetson-tx2>

- [16] NXP. (2018). *IMX 8 Family ARM Cortex-A53, Cortex-A72, Virtualization, Vision, 3D Graphics, 4K Video*. Accessed: Oct. 2018. [Online]. Available: <https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-8-processors:IMX8-SERIES>
- [17] B. Zhao, H. Aydin, and D. Zhu, "Enhanced reliability-aware power management through shared recovery technology," in *Proc. Int. Conf. Comput.-Aided Design*, Nov. 2009, pp. 63–70.
- [18] B. Zhao, H. Aydin, and D. Zhu, "Energy management under general task-level reliability constraints," in *Proc. Int. Conf. Real Time Embedded Technol. Appl. Symp.*, Apr. 2011, pp. 285–294.
- [19] B. Zhao, H. Aydin, and D. Zhu, "Generalized reliability-oriented energy management for real-time embedded applications," in *Proc. Design Autom. Conf.*, Jun. 2011, pp. 381–386.
- [20] A. K. Coskun, R. Strong, D. M. Tullsen, and T. S. Rosing, "Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors," in *Proc. Int. Conf. Meas. Model. Comput. Syst.*, Jun. 2009, pp. 169–180.
- [21] L. Huang, F. Yuan, and Q. Xu, "Lifetime reliability-aware task allocation and scheduling on MPSoC platform," in *Proc. Design Autom. Test Europe*, Mar. 2009, pp. 51–56.
- [22] A. Das, A. Kumar, and B. Veeravalli, "Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems," in *Proc. Design Autom. Test Europe*, Mar. 2013, pp. 689–694.
- [23] T. Chantem, Y. Xiang, X. S. Hu, and R. P. Dick, "Enhancing multicore reliability through wear compensation in online assignment and scheduling," in *Proc. Design Autom. Test Europe*, Mar. 2013, pp. 1373–1378.
- [24] A. Das, A. Kumar, B. Veeravalli, C. Bolchini, and A. Miele, "Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs," in *Proc. Design Autom. Test Europe*, Mar. 2014, pp. 1–6.
- [25] N. Kapadia and S. Pasricha, "VARSHA: Variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era," in *Proc. Design Autom. Test Europe*, Mar. 2015, pp. 1060–1065.
- [26] J. Zhou, X. S. Hu, Y. Ma, and T. Wei, "Balancing lifetime and soft-error reliability to improve system availability," in *Proc. Asia South Pac. Design Autom. Conf.*, Jan. 2016, pp. 685–690.
- [27] Y. Ma, T. Chantem, R. P. Dick, S. Wang, and X. S. Hu, "An on-line framework for improving reliability of real-time systems on 'big-little' type MPSoCs," in *Proc. Design Autom. Test Europe*, Mar. 2017, pp. 1–6.
- [28] B. Zhao, H. Aydin, and D. Zhu, "On maximizing reliability of real-time embedded applications under hard energy constraint," *IEEE Trans. Ind. Informat.*, vol. 6, no. 3, pp. 316–328, May 2010.
- [29] G. Macario, M. Torchiano, and M. Violante, "An in-vehicle infotainment software architecture based on Google Android," in *Proc. Int. Symp. Ind. Embedded Syst.*, Jul. 2009, pp. 257–260.
- [30] University of Michigan. (2018). *MiBench*. Accessed: Oct. 2018. [Online]. Available: <http://vhosst.eecs.umich.edu/mibench>
- [31] A. Annamalai, R. Rodrigues, I. Koren, and S. Kundu, "High-performance and energy-efficient mobile Web browsing on big/little systems," in *Proc. Int. Conf. High Perform. Comput. Archit.*, Feb. 2013, pp. 13–24.
- [32] P. Pop, K. Poulsen, V. Izosimov, and P. Eles, "Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems," in *Proc. Int. Conf. Hardw. Softw. Codesign Syst. Synth.*, Sep. 2007, pp. 233–238.
- [33] Y. Fu, N. Kottenstette, C. Lu, and X. Koutsoukos, "Feedback thermal control of real-time systems on multicore processors," in *Proc. Int. Conf. Embedded Softw.*, Oct. 2012, pp. 113–122.
- [34] M. Fan, Q. Han, S. Liu, and G. Quan, "On-line reliability-aware dynamic power management for real-time systems," in *Proc. Int. Symp. Qual. Electron. Design*, Mar. 2015, pp. 361–365.
- [35] J. Huang, J. Blech, A. Raabe, C. Buckl, and A. Knoll, "Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems," in *Proc. Int. Conf. Hardw. Softw. Codesign Syst. Synth.*, Oct. 2011, pp. 247–256.
- [36] C. Bolchini *et al.*, "Run-time mapping for reliable many-cores based on energy/performance trade-offs," in *Proc. Design Autom. Conf.*, Jun. 2013, pp. 58–64.
- [37] A. Das, A. Kumar, and B. Veeravalli, "Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs," in *Proc. Design Autom. Test Europe*, Mar. 2014, pp. 1–6.
- [38] B. Nahar and B. H. Meyer, "RotR: Rotational redundant task mapping for fail-operational MPSoCs," in *Proc. Defect Fault Tolerance VLSI Nanotechnol. Syst.*, Oct. 2015, pp. 21–28.
- [39] C. L. Liu and J. W. Layland, "Scheduling algorithm for multiprogramming in a hard-real-time environment," *J. ACM*, vol. 20, no. 1, pp. 46–61, Jan. 1973.
- [40] Y. Ma, T. Chantem, X. S. Hu, and R. P. Dick, "Improving lifetime of multicore soft real-time systems through global utilization control," in *Proc. Great Lakes Symp. VLSI*, May 2015, pp. 79–82.
- [41] Y. Fu *et al.*, "Feedback thermal control for real-time systems," in *Proc. Int. Conf. Real Time Embedded Technol. Appl. Symp.*, Apr. 2010, pp. 111–120.
- [42] Nvidia Development Blog. (2018). *Nvidia Jetson TX2 Delivers Twice the Intelligence to the Edge*. Accessed: Oct. 2018. [Online]. Available: <https://devblogs.nvidia.com/parallelforall/jetson-tx2-delivers-twice-intelligence-edge/>
- [43] FLUKE. (2018). *80i-110s AC/DC Current Clamp*. Accessed: Oct. 2018. [Online]. Available: <http://www.fluke.com/fluke/iden/accessories/current-clamps/80i-110s.htm?pid=55352>
- [44] National Instruments. (2018). *NI USB-6216 BNC*. Accessed: Oct. 2018. [Online]. Available: <http://sine.ni.com/nips/cds/view/p/lang/en/nid/207100>
- [45] J. Moreno, M. E. Ortuzar, and J. W. Dixon, "Energy-management system for a hybrid electric vehicle, using ultracapacitors and neural networks," *IEEE Trans. Ind. Electron.*, vol. 53, no. 2, pp. 614–623, Apr. 2006.



**Yue Ma** (S'16) received the B.S. degree from the Chengdu University of Technology, Chengdu, China, and the M.S. degree from the University of Electronic Science and Technology of China, Chengdu. He is currently pursuing the Ph.D. degree with the Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA.

His current research interests include real-time embedded systems, reliable system design, power efficiency, and temperature-aware resource management.



**Junlong Zhou** (S'15–M'17) received the Ph.D. degree in computer science from East China Normal University, Shanghai, China, in 2017.

He was a Visiting Scholar with the University of Notre Dame, Notre Dame, IN, USA, from 2014 to 2015. He is currently an Assistant Professor with the School of Computer Science and Engineering, Nanjing University of Science and Technology, Nanjing, China. His current research interests include real-time embedded systems, cloud computing and IoT, and cyber physical systems.

Dr. Zhou has been an Associate Editor for the *Journal of Circuits, Systems, and Computers* since 2017.



**Thidapat Chantem** (S'05–M'11–SM'18) received the bachelor's degree from Iowa State University, Ames, IA, USA, in 2005 and the master's and Ph.D. degrees from the University of Notre Dame, Notre Dame, IN, USA, in 2011.

She is an Assistant Professor of electrical and computer engineering with Virginia Tech, Blacksburg, VA, USA. Her current research interests include real-time embedded systems, energy-aware and thermal-aware system-level design, cyber-physical system design, and intelligent transportation systems.

1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086



**Robert P. Dick** (S’95–M’02) received the B.S. degree from Clarkson University, Potsdam, NY, USA, in 1996 and the Ph.D. degree from Princeton University, Princeton, NJ, USA, in 2002.

He is an Associate Professor of electrical engineering and computer science with the University of Michigan, Ann Arbor, MI, USA. He was a Visiting Professor with the Department of Electronic Engineering, Tsinghua University, Beijing, China, in 2002, as a Visiting Researcher with NEC Labs America, Princeton, NJ, USA in 1999, and was on the faculty of Northwestern University, Evanston, IL, USA, from 2003 to 2008. He is also CEO of the Stryd, Inc., Boulder, CO, USA, which produces wearable electronics for athletes.

Dr. Dick was a recipient of the NSF CAREER Award and the Department’s Best Teacher of the Year Award in 2004. In 2007, his technology won a Computerworld Horizon Award, and the Best Paper Award at DATE for his research in 2010. His paper was selected as one of the 30 in a special collection of DATE papers appearing during the past 10 years. He served as the Technical Program Committee Co-Chair of the 2011 International Conference on Hardware/Software Codesign and System Synthesis, as an Associate Editor of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, and as a Guest Editor for *ACM Transactions on Embedded Computing Systems*.

1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096



**Shige Wang** (S’02–M’05–SM’11) received the Ph.D. degree in computer science and engineering from the University of Michigan, Ann Arbor, MI, USA, in 2004.

He is a Staff Research Scientist with General Motors Research and Development, Warren, MI, USA. His current research interests include system modeling and analysis, software architecture for parallel processing in automated driving systems, and embedded real-time control systems.



**Xiaobo Sharon Hu** (S’85–M’89–SM’02–F’16) received the B.S. degree from Tianjin University, Tianjin, China, the M.S. degree from the Polytechnic Institute of New York, New York, NY, USA, and the Ph.D. degree from Purdue University, West Lafayette, IN, USA.

She is Professor with the Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA. Her current research interests include real-time embedded systems, LP system design, and computing with emerging technologies. She has published over 250 papers in the above areas.

Dr. Hu was a recipient of the NSF CAREER Award in 1997, and the Best Paper Award from Design Automation Conference in 2001, and the IEEE Symposium on Nanoscale Architectures, in 2009. She served as an Associate Editor for the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, *ACM Transactions on Design Automation of Electronic Systems*, and *ACM Transactions on Embedded Computing*. She is the Program Chair of 2016 Design Automation Conference (DAC) and the TPC Co-Chair of DAC, in 2014 and 2015, respectively.

1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116