EECS 303 Mailing List
Final


Final

From: William O'Neill <WilliamONeill2007_at_avoiding.spam>
Date: Thu Dec 11 2008 - 00:47:34 EST

Professor,

When you say we should be able to construct sequential components out of
other devices should we memorize the common combination implementation of
the devices, or is relying on asynchronous FSM design (with clock as an
explicit input) enough?

Thanks,
Will

-- 
William T. O'Neill
Northwestern University '11
McCormick School of Engineering and Applied Science
Received on Wed Dec 10 23:47:34 2008

This archive was generated by hypermail 2.1.8 : Tue Jan 06 2009 - 18:55:01 EST