EECS 303 Mailing List
Lab 3 FSM

Lab 3 FSM

From: Ben Schnur <b-schnur_at_avoiding.spam>
Date: Wed Nov 12 2008 - 16:00:08 EST

Hello all,

Does anyone know whether we need to include a trap state in our Mealy FSM?

That is, can we assume there are no invalid input combinations?

I cannot see how it is possible to reduce the number of inputs to 1
without assuming this.

Also, in our timing diagram, do we need to worry about setup/hold
times for input values or
are we ignoring them since we are doing a digital simulation that
ignores delays?

Any feedback is appreciated.


Received on Wed Nov 12 15:00:08 2008

This archive was generated by hypermail 2.1.8 : Tue Jan 06 2009 - 18:55:01 EST